Electrical computers and digital data processing systems: input/ – Access arbitrating – Centralized arbitrating
Reexamination Certificate
2007-11-13
2007-11-13
Dang, Khanh (Department: 2111)
Electrical computers and digital data processing systems: input/
Access arbitrating
Centralized arbitrating
C710S243000, C710S316000, C709S241000, C709S226000
Reexamination Certificate
active
10678380
ABSTRACT:
Various methods and apparatuses are described in which an interconnect couples to a plurality of initiator network resources and a plurality of target network resources. The interconnect may include a first stage of circuitry, a second stage of circuitry, and an arbitration controller. The first stage of circuitry receives incoming transactions from the plurality of initiator network resources. The second stage of circuitry passes outgoing transactions to the plurality of target network resources connecting to the interconnect. The arbitration controller arbitrates transactions from the plurality of initiator network resources destined to one or more of the target network resources. The target network resources supply their availability to service a transaction to the arbitration controller. The arbitration controller implements an arbitration policy that filters out transactions from the arbitration process those transactions from initiator network resources destine to target network resources that are currently not available to service a transaction.
REFERENCES:
patent: 5274783 (1993-12-01), House et al.
patent: 5388245 (1995-02-01), Wong
patent: 5754800 (1998-05-01), Lentz et al.
patent: 5832278 (1998-11-01), Pham
patent: 5845097 (1998-12-01), Kang et al.
patent: 5933610 (1999-08-01), Chambers et al.
patent: 5948089 (1999-09-01), Wingard et al.
patent: 5949789 (1999-09-01), Davis et al.
patent: 6012116 (2000-01-01), Aybay et al.
patent: 6021450 (2000-02-01), Yoshizawa et al.
patent: 6029219 (2000-02-01), Michizono et al.
patent: 6092158 (2000-07-01), Harriman et al.
patent: 6141713 (2000-10-01), Kang
patent: 6145040 (2000-11-01), LaBerge et al.
patent: 6175886 (2001-01-01), Usami
patent: 6182183 (2001-01-01), Wingard et al.
patent: 6330225 (2001-12-01), Weber et al.
patent: 6493776 (2002-12-01), Courtright et al.
patent: 6532509 (2003-03-01), Wolrich et al.
patent: 6578117 (2003-06-01), Weber
patent: 6738839 (2004-05-01), Sinha
patent: 6763415 (2004-07-01), Tischler
patent: 6782441 (2004-08-01), Nguyen et al.
patent: 6823411 (2004-11-01), Hofmann et al.
patent: 6848017 (2005-01-01), MacEachern et al.
patent: 6898649 (2005-05-01), Goudie
patent: 6970454 (2005-11-01), Purcell et al.
patent: 6973520 (2005-12-01), Drerup et al.
patent: 6976106 (2005-12-01), Tomlinson et al.
patent: 6976109 (2005-12-01), Shenderovich
patent: 7013357 (2006-03-01), Murdock et al.
patent: 7054969 (2006-05-01), Phelps et al.
patent: 7149829 (2006-12-01), Weber et al.
patent: 7165094 (2007-01-01), Weber et al.
patent: 2001/0010066 (2001-07-01), Chin et al.
patent: 2002/0138677 (2002-09-01), Brock et al.
patent: 2002/0169935 (2002-11-01), Krick et al.
patent: 2003/0074520 (2003-04-01), Weber
patent: 2003/0156597 (2003-08-01), Eberle et al.
patent: 2004/0042481 (2004-03-01), Kurupati
patent: 2004/0210696 (2004-10-01), Meyer et al.
patent: 0374 521 (1990-06-01), None
patent: 1 091 301 (2001-04-01), None
patent: WO 00/29961 (2000-05-01), None
Goossens, Kees, et al., “Guaranteeing the Quality of Services in Networks on Chip,” Philips Research Laboratories, Eindhoven, The Netherlands Technical University of Eindhoven, Eindhoven, The Netherlands, In Axel Jantsch and Hannu Tenhunen, editors, Networks on Chip, Kluwer, Chapter 4, Mar. 2003, pp. 61-82.
Scroi, M., et al., “Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design,” University of California at Berkeley, Princeton University, DAC 2001, Jun. 18-22, 2001, Las Vegas, Nevada, (7 pgs).
Telecommunications Protocol and Design by Spragins (ISBN: 0-21-09290-5, Jul. 1992).
International Search Report for International Application No. PCT/US2004/010864, mailed on Jan. 18, 2005, pp. 7 total.
“Open Core Protocol Specification”, OCP International Partnership, Release 1.0, 2001.
Open Core Protocol Specification, OCP International Partnership, Release 1.0, (201 pages), unknown date.
Weber, Wolf-Dietrich, “Efficient Shared DRAM Subsystems for SOCs,” SonicsINC, Copyright 2001, pp. 1-6.
Wingard, Drew, “Sonics SOC Integration Architecture,” Sonics, Inc., P1500 Presentation Jan. 28, 1999, pp. 1-25.
Shin, Eung S. et al., “Round-robin Arbiter Design and Generation” ISSS '02, Oct. 2-4, 2002, Kyoto, Japan, 6 pages.
Weber Wolf-Dietrich
Wingard Drew E.
Blakely , Sokoloff, Taylor & Zafman LLP
Dang Khanh
Phan Raymond N
Sonics, Inc.
LandOfFree
Method and apparatus for configuring an interconnect to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for configuring an interconnect to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for configuring an interconnect to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3810868