Electrical computers and digital processing systems: support – Reconfiguration
Reexamination Certificate
1999-09-15
2003-08-12
Lee, Thomas (Department: 2185)
Electrical computers and digital processing systems: support
Reconfiguration
C713S300000, C713S330000, C710S052000, C710S310000
Reexamination Certificate
active
06606705
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to the field of computers and computer systems. More particularly, the present invention relates to a method and apparatus for automatically detecting signal levels for buffer configuration.
BACKGROUND OF THE INVENTION
In recent years, the price of personal computers (PCs) has rapidly declined. As a result, more and more consumers have been able to take advantage of newer and faster machines. Users in both the business and home markets are now purchasing computers for a variety of uses. Numerous peripheral devices, expansion boards, and add-on cards are also available for system upgrades. One common performance upgrade that consumers, especially in the graphic design and game arena, take advantage of is the graphics card.
As the technology in computer systems improves, there has been a move towards lowering the power consumption of computer systems. One attempt to reduce power consumption entails controlling the clock frequency at which a microprocessor operates and the power dissipation of the microprocessor. Another power saving method is to use software in controlling system power and shutting down system devices that are not needed. One power reduction method involves the use of low power circuit devices or lower voltage components in computers.
Low voltage components allow a computer system to operate with less power with no performance loss. Hence newly designed plug-in and expansion boards generally require lower voltages. However, PCs have been around for several years now. An extremely large amount of hardware including peripheral devices and plug-in cards are still in existence and available in the marketplace. Older generations of hardware technology are often referred to as legacy hardware. Legacy hardware may have special needs such as different board interconnects, memory requirements, and power supply voltages.
In order to build computers using the latest hardware devices and yet still maintain backward compatibility with legacy hardware, designer engineers are developing methods and apparatus to provide support in each system for multiple types of technology. For instance, some graphics cards use different signaling levels. One graphics card may allow signaling at the 3.3 volts level. Another graphics card may provide for 1.5 volts level signaling. Systems designed for only one signaling level would not be able to use cards that support other signaling levels.
Adding to the confusion are signaling methods that allow for multiple signaling levels. One such method is the Accelerated Graphics Port (AGP), where signaling can be done at either 1.5 volts or 3.3 volts. The higher 3.3 volts level allows commodity processes and legacy buffer designs to be used in enabling this signaling standard. The lower 1.5 volts level allows higher data transfer rates, lower power consumption at lower transfer rates for mobile systems, or more complex graphics systems with higher transistor count at the same power level. By going to lower voltages, a designer can add more gates and more features to the chip without adding more power. Power is cost on an add-in card. Power also adds cost for on-board regulators Too much chip power on the graphics controller may necessitate a “fan-sink”, which is expensive in terms of the bill-of-materials cost. Systems having AGP devices that bridge the different signaling levels need to operate at both levels. Hence, computer designers need a means to control the interface of AGP devices according to the signaling level required.
Present designs in systems with AGP use an input pin to indicate the signaling level. In AGP, the AGP connector has a “type detect” pin for programming the input/output (I/O) power supply. However, the value on the pin is not required to be at any particular logic level. Hence, in some instances, the pin may be floating at an intermediate potential anywhere between ground and a logic high state. Furthermore, the type detect pin has to be ignored for a certain amount of time during the power-up sequence so that an evaluation can be made at the correct time. The existing scheme requires the use of a dedicated pin for setting the buffer level. This requirement may be another disadvantage in some systems. The industry has continuously worked to decrease both the cost and footprint of computer systems as the size of components and circuit devices shrink. The capability of saving a pin on a component such as a memory controller hub (MCH) may help to reduce costs and design headaches.
SUMMARY OF THE INVENTION
A method for automatically detecting signal levels for buffer configuration is described. The method in one embodiment of the present invention first samples a first signal. The first signal is compared with a second signal to determine whether the first signal has a higher voltage potential than the second signal. The result of the comparison is latched. The result of the comparison is used to program buffer characteristics.
REFERENCES:
patent: 4768170 (1988-08-01), Hoff
patent: 4975598 (1990-12-01), Borkar
patent: 5194765 (1993-03-01), Dunlop et al.
patent: 5341045 (1994-08-01), Almulla
patent: 5463520 (1995-10-01), Nelson
patent: 5514951 (1996-05-01), Halim et al.
patent: 5528166 (1996-06-01), Ilkbahar
patent: 5534801 (1996-07-01), Wu et al.
patent: 5578971 (1996-11-01), Minami et al.
patent: 5596285 (1997-01-01), Marbot et al.
patent: 5666078 (1997-09-01), Lamphier et al.
patent: 5798971 (1998-08-01), Larsen et al.
patent: 5898321 (1999-04-01), Ilkbahar et al.
patent: 5930271 (1999-07-01), Takahashi
patent: 6023174 (2000-02-01), Kirsch
patent: 6040714 (2000-03-01), Klein
patent: 6040845 (2000-03-01), Melo et al.
patent: 6052325 (2000-04-01), Merritt
patent: 6054881 (2000-04-01), Stoenner
patent: 6072351 (2000-06-01), Sharpe-Geisler
patent: 6114895 (2000-09-01), Stephens
patent: 6141258 (2000-10-01), Kawasumi
patent: 6166563 (2000-12-01), Volk et al.
patent: 6272644 (2001-08-01), Urade et al.
patent: 6308289 (2001-10-01), Ahrens et al.
patent: 6326821 (2001-12-01), Gabara
patent: 0611053 (1994-08-01), None
patent: 0752677 (1999-04-01), None
patent: 05013696 (1993-01-01), None
patent: WO 98/31017 (1998-07-01), None
Rajasekhar Velamuri, Paul Landsberg, and Charles Zukowski, A Multi-Queue Flexible Buffer Manager Architecture, Nov. 29-Dec. 2, 1993, IEEE Global Telecommunications Conference, pp.: 1401-1405 vol. 3.*
Paul Gray and Robert Meyer, “Analysis and Design of Analog Integrated Circuits”, 3rdedition, Copyright 1993, John Wile & Sons, pp 201-204.*
Thaddeus J. Gabara and Scott C. Knauer, “Digitally Adjustable Resistors in CMOS for High-Performance Applications,” IEEE Journal of Solid State Circuits, vol. 27, No. 8, pp. 1176-1185 (Aug. 1992).
Andre DeHon, Thomas Knight, Jr., and Thomas Simon, “Automatic Impedance Control,” Proceeding of the 1993 IEEE International Solid-State Circuits Conference, pp. 164-165 (1993).
J. D. Trotter, S. Rekhi, V. Chava, and P C. Kale, “A CMOS Low Voltage High Performance Interface,” Proceedings of the 7thIEEE International ASIC Conference and Exhibit, pp. 44-48 (Apr. 1994).
Toshiro Takahashi, Makio Uchida, Takahiko Takahashi, Ryozo Yoshino, Masakazu Yamamoto, and Nobuaki Kitamura, “A CMOS Gate Array with 600Mb/s Simulatenous Bidirectional I/O Circuits”, Proceedings of 1995 ICCSC, vol. 30, No. 12, pp. 40-41 (1995).
Harold Pilo, Steve Lamphier, Fred Towler, and Richard Hee, “A 300 Mhz, 3.3V 1 Mb SRAM Fabricated in a 0.5um CMOS Process,” Proceedings of the 1996 IEEE International Solid-State Circuits Conference, pp. 148-149 (1996).
Thomas F. Knight, Jr. and Alexander Krymm, “A Self-Terminating Low-Voltage Swing CMOS Output Driver,” IEEE Journal of Solid-State Circuits, vol. 23, No. 2, pp. 457-464 (Apr. 1988).
Bibliography of Impedance Compensated Driver Papers Related to AGP-4X Buffer Design, Rev. 0.0 (Mar. 10, 1998).
Intel Corporation
Lam Peter
Lee Thomas
Trujillo James
LandOfFree
Method and apparatus for configuring an I/O buffer having an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for configuring an I/O buffer having an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for configuring an I/O buffer having an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3107289