Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-12-05
2006-12-05
Thompson, A. M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C714S725000, C713S100000, C326S038000, C326S039000
Reexamination Certificate
active
07146598
ABSTRACT:
A method and apparatus for configuring multiple first programmable logic devices from a single memory includes a microprocessor, and a second programmable logic device containing the interface logic for the first programmable device and the microprocessor. The present invention allows multiple FPGAs to be programmed from a single memory structure under the control of the microprocessor thereby using fewer components than systems dedicating a separate memory to each FPGA. A communications port allows new configurations to be downloaded to the microprocessor memory. In addition, the present invention can be used in combination with standard systems with each FPGA having its own memory, with the microprocessor being able to select between the central microprocessor memory and the local memory for programming each FPGA.
REFERENCES:
patent: 5528176 (1996-06-01), Kean
patent: 6297666 (2001-10-01), Weingartner et al.
patent: 6326606 (2001-12-01), Nagamatsu
patent: 6326806 (2001-12-01), Fallside et al.
patent: 6501677 (2002-12-01), Rau et al.
patent: 6625796 (2003-09-01), Rangasayee et al.
patent: 6631520 (2003-10-01), Theron et al.
patent: 6642743 (2003-11-01), Bal
patent: 6785165 (2004-08-01), Kawahara et al.
patent: 6889172 (2005-05-01), Sierer et al.
patent: 6996758 (2006-02-01), Herron et al.
patent: 2002/0104051 (2002-08-01), Gupta
patent: 2003/0009242 (2003-01-01), Bocchi
patent: 2003/0204776 (2003-10-01), Testin
patent: 2003/0212940 (2003-11-01), Wong
patent: 2004/0060032 (2004-03-01), McCubbrey
patent: 2006/0004553 (2006-01-01), Kodosky et al.
patent: 2002100979 (2002-04-01), None
Szymanski et al. “In-system reconfiguring and I2C controlling of FPGA based applications”, Feb. 12-17, 2001, CAD Systems in Microelectronics, Proceedings of the 6th International Conference. The Experience of Designing and Application of pp. 230-231.
Beck & Tysver P.L.L.C.
Computer Network Technoloy Corp.
Rossoshek Helen
Thompson A. M.
LandOfFree
Method and apparatus for configuring a programmable logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for configuring a programmable logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for configuring a programmable logic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3707744