Method and apparatus for configuring a peripheral bus

Details Method and apparatus for configuring a peripheral bus Method and apparatus for configuring a peripheral bus

2007-01-09

2007-01-09

Auve, Glenn A. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

System configuring

C710S008000, C710S010000, C710S016000

Reexamination Certificate

active

09904373

ABSTRACT:
A method an apparatus for providing capability information to a shared controller. In one embodiment, a peripheral bus host controller may be shared by a plurality of peripheral devices coupled to a peripheral bus. The peripheral devices may include coder/decoder (codec) circuitry, and may be implemented using a riser card. The host controller may be configured to query the bus for peripheral devices by reading each address on the bus. During the querying process, the host controller may detect one or more peripheral devices coupled to the bus. Following the completion of the querying of the bus, the host controller may then begin reading configuration information from each of the detected devices. The host controller may employ one or more of several different techniques in order to read configuration information from the peripheral device. The configuration information at a minimum includes a device identifier, which may identify the vendor and the function of the device. Additional information needed to configure the device to communicate over the peripheral bus may also be obtained with a read of the device, or various lookup mechanisms, such as a lookup table or a tree-like data structure. After configuration information has been obtained for each device coupled to the bus, the host controller may dynamically configure each of the devices for communication over the bus, thereby allowing the flexibility to enumerate riser cards and add new functions through peripheral devices to the computer system in which the bus is implemented.

REFERENCES:
patent: 4112490 (1978-09-01), Pohlman et al.
patent: 4916692 (1990-04-01), Clarke et al.
patent: 4933845 (1990-06-01), Hayes
patent: 5202883 (1993-04-01), Hatherill et al.
patent: 5317693 (1994-05-01), Cuenod et al.
patent: 5598542 (1997-01-01), Leung
patent: 5604906 (1997-02-01), Murphy et al.
patent: 5748980 (1998-05-01), Lipe et al.
patent: 5781798 (1998-07-01), Beatty et al.
patent: 5787246 (1998-07-01), Lichtman et al.
patent: 5787306 (1998-07-01), Michael
patent: 5872940 (1999-02-01), Circello et al.
patent: 5890014 (1999-03-01), Long
patent: 5938742 (1999-08-01), Faddell et al.
patent: 5951664 (1999-09-01), Lambrecht et al.
patent: 5974474 (1999-10-01), Furner et al.
patent: 5987533 (1999-11-01), Hong
patent: 6012103 (2000-01-01), Sartore et al.
patent: 6049870 (2000-04-01), Greaves
patent: 6055619 (2000-04-01), North et al.
patent: 6085269 (2000-07-01), Chan et al.
patent: 6243773 (2001-06-01), Mahalingam
patent: 6247084 (2001-06-01), Apostol et al.
patent: 6269103 (2001-07-01), Laturell
patent: 6401151 (2002-06-01), Hoffman
patent: 6425029 (2002-07-01), Hoffman
patent: 6457069 (2002-09-01), Stanley
patent: 6539438 (2003-03-01), Ledzius et al.
patent: 6598095 (2003-07-01), Peterson
patent: 6671748 (2003-12-01), Cole et al.
patent: 2002/0023179 (2002-02-01), Stanley
Sharon, Oran, “A Simple Scheme for Slot Resuse without Latency for a Dual Bus Configuration,” Feb. 1993, IEEE/ACM Transactions on Networking, vol. 1, Issue 1, p. 96-104.
AC 97 Specification.
Audio/Modem Riser Specification.

Affiliated with

Also associated with

Rating

Method and apparatus for configuring a peripheral bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for configuring a peripheral bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for configuring a peripheral bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3777327