Method and apparatus for compressed data testing of more than on

Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 1100

Patent

active

060322748

ABSTRACT:
A memory device includes an output data path that transfers data from an I/O circuit coupled to a memory array to an output tri-state buffer. A comparing circuit compares data from the I/O circuit to a desired data pattern. If the data does not match the desired pattern, the comparing circuit outputs an error signal that is input to the output buffer. When the output buffer receives the error signal, the output buffer is disabled and outputs a tri-state condition on a data bus. Since the error signal corresponds to more than one data bit, the tri-state condition of the output buffer is held for more than one tick of the data clock, rather than only a single tick. Consequently, the tri-state condition remains on the bus for sufficiently long that a test system can detect the tri-state condition even at very high clock frequencies.

REFERENCES:
patent: 5029330 (1991-07-01), Kajigaya
patent: 5268639 (1993-12-01), Gasbarro et al.
patent: 5289415 (1994-02-01), DiMarco et al.
patent: 5305272 (1994-04-01), Matsuo et al.
patent: 5451898 (1995-09-01), Johnson
patent: 5488321 (1996-01-01), Johnson
patent: 5519661 (1996-05-01), Miura
patent: 5621340 (1997-04-01), Lee et al.
patent: 5684750 (1997-11-01), Kondoh et al.
patent: 5708607 (1998-01-01), Lee et al.
patent: 5809038 (1998-09-01), Martin
Ishibashi, K. et al, "A 6-ns 4-Mb CMOS SRAM with Offset-Voltage-Insensitive Current Sense Amplifiers," IEEE Journal of Solid-State Circuits, vol. 30, No. 4, Apr. 1995, pp. 728-733.
Kuroda, T. et al., "Automated Bias Control (ABC) Circuit for High-Performance VLSI's," IEEE Journal of Solid-State Circuits, vol. 27, No. 4, Apr. 1992, pp. 539-545.
Descriptive literature entitled, "400 MHz SLDRAM, 4M.times.16 SLDRAM Pipelined, Eight Bank, 2.5 V Operation," pp. 1-22.
"Draft Standard for a High-Speed Memory Interface (SyncLink)," Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society, Copyright 1996 by the Institute of Electrical and Electronics Engineers, Inc., New York, NY, pp. 1-56.
Taguchi, M. et al., "A 40-ns 64-Mb DRAM with 64-b Parallel Data Bus Architecture," IEEE Journal of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, pp. 1493-1497.
Taguchi M. et al., A 40ns 64Mb DRAM with Current-Sensing Data-Bus Amplifier, ISSCC Digest of Technical Papers, 1991, TAM 6.5.
Takeshi, N. et al., "A 17-ns 4-Mb CMOS DRAM," IEEE Journal of Solid State Circuits, vol. 26, No. 11, Nov. 1991, pp. 1538-1543.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for compressed data testing of more than on does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for compressed data testing of more than on, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for compressed data testing of more than on will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-693321

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.