Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
1999-01-21
2003-09-09
Myers, Paul R. (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S309000, C710S316000
Reexamination Certificate
active
06618777
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a method and apparatus for communicating between components of a computer system and, more particularly, to a method and apparatus for communicating between multiple functional units of a central processing unit.
2. Related Art
A central processing unit or digital signal processor is the portion of a computer that receives and executes instructions. The term “CPU” as used herein will be defined to include both central processing units and digital signal processors. In modern desktop computers, the CPU is formed on a single chip of silicon and may be provided with a variety of functional units, each designed to perform a specific class of tasks, and on-chip memory. These functional units and memory communicate with each other over an internal bus. Communication over the internal bus takes place in a transaction. The internal bus of the CPU is connected via a bus interface unit (BIU) to an external bus so that other CPUs and peripheral devices, such as external memory, can issue transactions to access data or otherwise communicate with the functional units and memory within the CPU.
Since only one transaction can take place on the bus at one time, and since the internal bus is shared by many functional units, it is occasionally necessary to allow one functional unit to issue a transaction on the bus while denying another functional unit the right to issue a transaction on the bus. The process of determining which functional unit will have the right to issue a transaction on the bus is called arbitration. Numerous arbitration protocols have been developed for use in the arbitration process. The functional unit that wins the arbitration and is allowed to issue a transaction on the bus is called the bus master. A functional unit remains bus master until another functional unit successfully arbitrates mastership of the bus.
The rate at which data is transferred between functional units and memory of the CPU is often a limiting factor in the rate at which the CPU as a whole is able to execute instructions. To increase the data transfer rate, the size or speed of the bus may be increased, or the number of busses interconnecting the functional units and memory may be increased. If the number of busses is increased, the data transfer rate is increased by providing an increased number of paths over which data can be transferred as well as reducing the number of unsuccessful arbitrations.
Increasing the number or size of the internal busses, however increases the amount of space on the CPU's chip that must be dedicated to implementation of the internal bus. Since space on the CPU chip is limited, minimizing the amount of space allocated to implementation of the internal bus is quite important. Accordingly, what is needed is a method and apparatus for increasing the data transfer rate between functional units and memory of a CPU that also minimizes the amount of space needed to implement the bus.
SUMMARY OF THE INVENTION
The present invention relates to a CPU having a number of functional units that cooperate together to execute instructions. On-chip memory is divided into several sections, each section of which is connected to one of a plurality of internal busses. All of the other functional units are connected to each of the internal busses so that each of the functional units can read from and write to all memory locations. When one of the functional units would like to access memory, it determines which memory location it requires, and then arbitrates for mastership of the bus associated with that section of on-chip memory. By providing two or more internal busses, two or more bus transactions can occur simultaneously.
Occasionally, the functional units will need to access another functional unit or a functional unit outside of the CPU. To minimize conflicts with internal memory transactions in this situation, the functional unit arbitrates for access of a virtual bus. The virtual bus includes a bus arbiter, but does not include a physical bus. Instead, the virtual bus arbiter monitors the internal busses or communicates with the other bus arbiters to determine which of the internal busses is unoccupied and, upon receiving a request to access the virtual bus, assigns one of the internal busses to the requesting functional unit. As used herein, the term “virtual bus” will be used to designate a bus arbiter without an associated physical bus. The specific protocol used by the virtual bus to allocate mastership of the physical busses will be discussed in greater detail below.
Using a virtual bus is advantageous for several reasons. First, since the virtual bus has information relating to use of the physical busses by other functional units, requesting access to the virtual bus has the affect of arbitrating for each of the physical busses simultaneously. Thus, the amount of time spent arbitrating for access to the physical busses is minimized. Second, since the physical busses typically do not run at 100% capacity, allocating use of the physical busses to non-memory transactions maximizes use of the physical busses without significantly distracting from the ability of the functional units to access memory. Finally, using a virtual bus instead of an additional physical bus takes up much less space on the chip. Accordingly, transactions between two or more functional units and between a functional unit and an outside resource can be accommodated without increasing the amount of space required for implementation of the internal bus while minimizing the amount of time wasted in arbitration.
In one embodiment, this invention is a processor including three physical busses, each associated with a bank of memory, and a virtual bus. A plurality of functional units are connected to each of the physical busses. Those functional units that are capable of initiating transactions on one of the physical busses are also connected to the virtual bus. In operation, when a functional unit would like to initiate a transaction with memory, the functional unit arbitrates for mastership of the bus associated with the bank of memory and, upon becoming bus master, completes its transaction. When a functional unit would like to initiate a transaction not involving memory, the functional unit arbitrates for mastership of the virtual bus and, upon becoming master of the virtual bus, completes its transaction.
REFERENCES:
patent: 4270167 (1981-05-01), Koehler et al.
patent: 5001625 (1991-03-01), Thomas et al.
patent: 5301283 (1994-04-01), Thacker et al.
patent: 5327538 (1994-07-01), Hamaguchi et al.
patent: 5345566 (1994-09-01), Tanji et al.
patent: 5377189 (1994-12-01), Clark
patent: 5379394 (1995-01-01), Goto
patent: 5386517 (1995-01-01), Sheth et al.
patent: 5471587 (1995-11-01), Fernando
patent: 5481679 (1996-01-01), Higaki et al.
patent: 5509127 (1996-04-01), Datwyler et al.
patent: 5551007 (1996-08-01), Miyazaki et al.
patent: 5553249 (1996-09-01), Datwyler et al.
patent: 5636361 (1997-06-01), Ingerman
patent: 5644733 (1997-07-01), Kalish et al.
patent: 5708784 (1998-01-01), Yanai et al.
patent: 5734850 (1998-03-01), Kenny et al.
patent: 5740174 (1998-04-01), Somer
patent: 5761448 (1998-06-01), Adamson et al.
patent: 5774684 (1998-06-01), Haines et al.
patent: 5787265 (1998-07-01), Leshem
patent: 5796964 (1998-08-01), Bass et al.
patent: 5809533 (1998-09-01), Tran et al.
patent: 5935232 (1999-08-01), Lambrecht et al.
patent: 6052752 (2000-04-01), Kwon
patent: 6088753 (2000-07-01), Sheafor et al.
patent: 0 141 332 (1985-05-01), None
patent: WO 96/37854 (1996-11-01), None
patent: WO 96/30842 (1998-10-01), None
International Search Report from International Patent Application PCT/US00/01491, filed Jan. 20, 2000.
IBM® Technical Disclosure Bulletin, “Time-Multiplezed Bus for Interconnecting Multiple Microprocessor Cards to Each other and to a Common Set of Peripherals and Memory,” vol. 27, No. 5, Oct. 1984, pp 3075-3077.
Analog Devices Inc.
Myers Paul R.
Wolf Greenfield & Sacks PC
LandOfFree
Method and apparatus for communicating between multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for communicating between multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for communicating between multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3094430