Error detection/correction and fault detection/recovery – Pulse or data error handling – Data formatting to improve error detection correction...
Reexamination Certificate
2005-10-11
2005-10-11
Baker, Stephen M. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Data formatting to improve error detection correction...
C714S702000, C714S755000
Reexamination Certificate
active
06954885
ABSTRACT:
A method and apparatus for encoding multiple bits in parallel wherein outputs are generated recursively. During each clock cycle, the encoder processes multiple bits and generates outputs consistent with those generated sequentially over multiple clock cycles in a conventional convolutional encoder. In one embodiment, input data is stored in multiple memory storage units, which are then each uniquely addressed to provide data to parallel encoders.
REFERENCES:
patent: 4488142 (1984-12-01), Franaszek
patent: 4901307 (1990-02-01), Gilhousen et al.
patent: 4922507 (1990-05-01), Simon et al.
patent: 5103459 (1992-04-01), Gilhousen et al.
patent: 5392037 (1995-02-01), Kato
patent: 5592492 (1997-01-01), Ben-Efraim et al.
patent: 5912898 (1999-06-01), Khoury
patent: 5931965 (1999-08-01), Alamouti
patent: 6023783 (2000-02-01), Divsalar et al.
patent: 6028541 (2000-02-01), Levine
patent: 6138262 (2000-10-01), Baek
patent: 6178530 (2001-01-01), Aman et al.
patent: 6304991 (2001-10-01), Rowitch et al.
patent: 6314534 (2001-11-01), Agrawal et al.
patent: 6323788 (2001-11-01), Kim et al.
patent: 6463556 (2002-10-01), Shaffner et al.
patent: 6549998 (2003-04-01), Pekarich et al.
patent: 6590951 (2003-07-01), Kim et al.
patent: 6625234 (2003-09-01), Cui et al.
patent: 6701482 (2004-03-01), Salvi et al.
patent: 2002/0035709 (2002-03-01), Chen et al.
patent: 2002/0159423 (2002-10-01), Yao et al.
patent: 2003/0101401 (2003-05-01), Salvi et al.
patent: 2003/0105913 (2003-06-01), Lee
patent: 1 085 660 (2001-03-01), None
S. Benedetto et al., “A Soft-Input Soft-Output Maximum A Posteriori (MAP) Module to Decode Parallel and Serial Concatenated Codes,” TDA Progress Report, vol. 42, No. 217, Nov. 15, 1996, pp. 1-20.
Fuchs Robert J.
Howard Michael A.
Hurt James Y.
Baker Stephen M.
Godsey Sandra L.
Qualcomm Incorporated
Wadsworth Philip
LandOfFree
Method and apparatus for coding bits of data in parallel does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for coding bits of data in parallel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for coding bits of data in parallel will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3490679