Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-06-12
2010-11-30
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07844930
ABSTRACT:
Methods and apparatuses to design a circuit. In one embodiment, the method includes determining a first multiplexing ratio by a computer. The method, in one embodiment, further includes determining, according to the first multiplexing ratio, a first partition solution of the circuit and a first trace assignment solution for nets crossing partition boundaries of the first partition solution of the circuit. In one embodiment, the first trace assignment solution time multiplexes signals for a first plurality of nets crossing partition boundaries of the first partition solution according to the first multiplexing ratio, the first trace assignment solution satisfying a trace constraint, the first partition solution satisfying an area constraint when circuitry for time multiplexing signals for the first plurality of nets is considered.
REFERENCES:
patent: 5113352 (1992-05-01), Finnerty
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 6480991 (2002-11-01), Cho et al.
patent: 6907592 (2005-06-01), Dante
patent: 6996512 (2006-02-01), Alpert et al.
patent: 7107563 (2006-09-01), Kong
C. Fiduccia and R. Mattheyses, “A linear-time heuristic for improving network partitions”, In Proceedings of the Design Automation Conference, 1982.
Scott Hauck and Gaetano Borriello, “Logic Partition Orderings for Multi-FPGA Systems”, ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 32-38, Feb. 1995.
Scott Hauck and Gaetano Borriello, “An Evaluation of Bipartitioning Techniques”, IEEE Trans. On CAD, vol. 16, No. 8, pp. 849-866, Aug. 1997.
Thomas H. Cormen, et al., “Introduction to Algorithms”, the MIT Press, Nineteenth printing, Chapter 27, pp. 579-629, 1997.
Borkovic Drazen
McElvain Kenneth S.
Pandey Awartika
Blakely , Sokoloff, Taylor & Zafman LLP
Kik Phallaka
Synopsys Inc.
Szepesi Judith A.
LandOfFree
Method and apparatus for circuit partitioning and trace... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for circuit partitioning and trace..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for circuit partitioning and trace... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4239687