Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-01-09
2007-01-09
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
10435061
ABSTRACT:
Methods and apparatuses to hierarchically retime a circuit. In at least one embodiment of the present invention, a module of a circuit is designed with a plurality of different latencies to have a plurality of different minimum clock periods (e.g., through retiming at the module level). In one example, the minimum clock periods are determined from detailed timing analyses after the placement and routing for the module; and, in retiming the circuit that contains the module, a data flow graph representation of the module is constructed based on the target clock period of the circuit and the correlation between the latencies and the minimum clock periods. In at least one embodiment of the present invention, hierarchical retiming is performed in which portions of the circuit is retimed to generate results (e.g., for different latencies), which are selectively used for the retiming of the entire circuit based on the target clock period.
REFERENCES:
patent: 5898742 (1999-04-01), Van Der Werf
patent: 2004/0068708 (2004-04-01), Sivaraman et al.
patent: 2005/0132316 (2005-06-01), Suaris et al.
patent: 0769738 (1997-04-01), None
PCT International Search Report and Written Opinion for PCT International Appln No. US2004/014225, mailed Oct. 10, 2005 (15 pages).
PCT International Preliminary Report for PCT International Appln No. US2004/014225, mailed Nov. 24, 2005 (9 pages).
Kuehlmann A. et al. “Timing Analysis in High-Level Synthesis,”Proceedings of the IEEE/ACM International Conference on Computer Aided Design(ICCAD), Santa Clara, CA (Nov. 8-12, 1992), pp. 349-354.
Gebotys, C.H. et al. “Optimal Mapping of DSP Applications to Architectures,”System Sciences, Proceedings of the 26thHawaii International Conference, Wailea, HI (Jan. 5-8, 1993), pp. 116-123.
Parhi, Keshab K. “VLSI Digital Signal Processing Systems: Design and Implementation,” Wiley-Interscience (1999), pp. 43-45 and pp. 91-118.
Keshab K. Parhi, “VLSI Digital Signal Processing Systems: Design and Implementation”, pp. 43-45, 91-118, Wiley-Interscience, 1999.
Blakely , Sokoloff, Taylor & Zafman LLP
Do Thuan
Synplicity, Inc.
LandOfFree
Method and apparatus for circuit design and retiming does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for circuit design and retiming, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for circuit design and retiming will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3740395