Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2007-01-30
2007-01-30
Chase, Shelly (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
10749128
ABSTRACT:
Configurable CRC calculation engines and methods of performing CRC calculations are presented. The configurable CRC calculation engines calculate a CRC value for the data using an associated polynomial and remainder. The method includes receiving a polynomial, receiving a block of data to determine a CRC value for, and calculating a CRC value for the data using the polynomial. With such devices and methods, the configurable CRC calculation engines are useful in various applications and protocols.
REFERENCES:
patent: 5878057 (1999-03-01), Maa
patent: 6754870 (2004-06-01), Yoshida et al.
patent: 6938201 (2005-08-01), Goyins et al.
“Intel IXP2400 Network Processor for OC-48/2.5 Gbps network access and edge applications”, Product Brief,(2003), 6 pages.
“Intel IXP2800 Network Processor For OC-192/10 Gbps network edge and core applications”, Product Brief,(2002), pp. 1-6.
Feghali Wajdi
Koshy Kamal J.
Lecha Eduard
Mathur Alok J
Sydir Jaroslaw J.
Chase Shelly
Daly, Crowley & Mofford & Durkee, LLP
LandOfFree
Method and apparatus for calculating cyclic redundancy check... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for calculating cyclic redundancy check..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for calculating cyclic redundancy check... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3773563