Error detection/correction and fault detection/recovery – Pulse or data error handling – Error/fault detection technique
Reexamination Certificate
2007-09-04
2007-09-04
Baker, Stephen M. (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error/fault detection technique
Reexamination Certificate
active
10956974
ABSTRACT:
Cyclic redundancy checking operations may be performed on a message made up of full words and a partial word. An accumulator value for the cyclic redundancy checking operations may be updated as the full words and partial word are processed. The partial word may be padded with pad bits. The effects of the partial word padding can be removed by performing polynomial division on the accumulator. Polynomial division may be performed using an arrangement where each polynomial division involves half as many bits as its predecessor. Iterative division schemes in which a fixed number of bits are processed in multiple passes may also be used. Hybrid arrangements involving cascaded divisions of different orders and iterative fixed-size division can be used. Unpadded partial words may also be processed using cascaded, iterative, and hybrid schemes.
REFERENCES:
patent: 5390196 (1995-02-01), Cecil et al.
patent: 5619516 (1997-04-01), Li et al.
patent: 5671238 (1997-09-01), Chen et al.
patent: 5694407 (1997-12-01), Glaise
patent: 5844923 (1998-12-01), Condon
patent: 5878057 (1999-03-01), Maa
patent: 5953240 (1999-09-01), Prabhu et al.
patent: 6014767 (2000-01-01), Glaise
patent: 6128766 (2000-10-01), Fahmi et al.
patent: 6189124 (2001-02-01), Glaise
patent: 6192491 (2001-02-01), Cashman et al.
patent: 6195780 (2001-02-01), Dravida et al.
patent: 6223320 (2001-04-01), Dubey et al.
patent: 6295626 (2001-09-01), Nair et al.
patent: 6324670 (2001-11-01), Henriksen
patent: 6519737 (2003-02-01), Derby
patent: 6530057 (2003-03-01), Kimmitt
patent: 6560742 (2003-05-01), Dubey et al.
patent: 6701478 (2004-03-01), Yang et al.
patent: 6701479 (2004-03-01), Keller
patent: 6725415 (2004-04-01), Ishiwaki
patent: 6795946 (2004-09-01), Drummond-Murray et al.
patent: 6810501 (2004-10-01), Ferguson et al.
patent: 6910172 (2005-06-01), Hara et al.
patent: 6934902 (2005-08-01), Hara et al.
patent: 6938197 (2005-08-01), Doubler et al.
patent: 6938198 (2005-08-01), Purcell
patent: 7191383 (2007-03-01), Lin et al.
patent: 7206994 (2007-04-01), D'Arcy et al.
Stephen B. Wicker, “Error Control Systems for Digital Communication and Storage”, Prentice Hall, 1995, pp. 113-118.
Andrew S. Tanenbaum, “Computer Networks,” Prentice Hall, 1981, pp. 128-132.
Altera Corporation
Baker Stephen M.
Treyz G. Victor
LandOfFree
Method and apparatus for calculating cyclic redundancy... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for calculating cyclic redundancy..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for calculating cyclic redundancy... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3727665