Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-12-09
1998-12-08
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711121, G06F 1208
Patent
active
058484345
ABSTRACT:
A directory-based cache coherency memory system for a multiprocessor computer system. The memory system includes a system memory shared by the multiple processors within the computer system; a plurality of data cache memories, at least one data cache memory associated with each processor; a system of busses interconnecting the system memory with the plurality of data cache memories and processors, and a state cache memory associated with the shared system memory for the storage of memory line state information identifying where within the system memory and the plurality of data cache memories the most current copy of a line of memory resides. The state cache memory is sized to store state information for only a portion of the memory lines included in system memory, e.g., one sixteenth of the memory lines contained in system memory, in recognition that rarely will all of system memory be utilized (cached) at any one time. The state cache can be a direct mapped cache wherein state information for an associated line of memory is stored within the state cache together with a tag field being a first portion of the address of the associated line of memory, and indexed within the state cache by the remaining portion of the address.
REFERENCES:
patent: 4394731 (1983-07-01), Flusche et al.
patent: 4410944 (1983-10-01), Kronies
patent: 4775955 (1988-10-01), Liu
patent: 4928225 (1990-05-01), McCarthy et al.
patent: 5226144 (1993-07-01), Moriwaki et al.
patent: 5265232 (1993-11-01), Gannon et al.
patent: 5293602 (1994-03-01), Fukagawa et al.
patent: 5313609 (1994-05-01), Baylor et al.
patent: 5317716 (1994-05-01), Liu
patent: 5394555 (1995-02-01), Hunter et al.
patent: 5398325 (1995-03-01), Chang et al.
patent: 5450563 (1995-09-01), Gregor
patent: 5594887 (1997-01-01), Osaka
James Larry C.
Stevens Roy M.
Young Gene F.
Chan Eddie P.
Intel Corporation
Nguyen Hiep T.
LandOfFree
Method and apparatus for caching state information within a dire does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for caching state information within a dire, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for caching state information within a dire will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-190710