Method and apparatus for cache replacement for a multiple...

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S118000, C711S129000, C711S136000

Reexamination Certificate

active

06889291

ABSTRACT:
A method and apparatus for cache replacement in a multiple variable-way associative cache is disclosed. The method according to the present techniques partitions a cache array dynamically based upon requests for memory from an integrated device having a plurality of processors.

REFERENCES:
patent: 5278964 (1994-01-01), Mathews et al.
patent: 5559952 (1996-09-01), Fujimoto
patent: 5584007 (1996-12-01), Ballard
patent: 5717893 (1998-02-01), Mattson
patent: 5761727 (1998-06-01), Wu et al.
patent: 5764945 (1998-06-01), Ballard
patent: 5854638 (1998-12-01), Tung
patent: 5860158 (1999-01-01), Pai et al.
patent: 5875464 (1999-02-01), Kirk
patent: 6058456 (2000-05-01), Arimilli et al.
patent: 6370622 (2002-04-01), Chiou et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for cache replacement for a multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for cache replacement for a multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for cache replacement for a multiple... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3447666

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.