Method and apparatus for cache memory access with separate fetch

Details Method and apparatus for cache memory access with separate fetch Method and apparatus for cache memory access with separate fetch

1994-03-14

1996-12-31

Swann, Tod R.

Boots, shoes, and leggings

395440, 395496, 395463, 395468, 395250, 395491, 395823, 395825, 364DIG1, G06F 1318, G06F 506, G06F 13364

Patent

active

055903797

ABSTRACT:
A two-way set associative cache memory system for a parallel-pipelined computer system uses separate queue structures to hold main memory fetch and store requests generated by the central processing unit (CPU). A memory access unit, coupled between the cache memory system and the CPU selects the next request to be processed by the main memory from between the requests at the heads of the fetch and store queues. The request at the head of the fetch queue is preferred over the request at the head of the store queue unless the memory partition to be used by the fetch request is still busy with a previous request while the partition to be used by the store request is idle. Data retrieved from the main memory replaces data in the cache according to an algorithm that prefers empty pages within a set to pages that contain data and prefers pages that do not have pending update requests scheduled to pages that do have pending update requests scheduled. In the event that only pages having pending update requests are found, input requests to the cache are inhibited until at least one fetch request for a page in the set is completed and the page is no longer marked as having a pending update request.

REFERENCES:
patent: 4403288 (1983-09-01), Christian et al.
patent: 4430701 (1984-02-01), Christian et al.
patent: 4533996 (1985-08-01), Hartung et al.
patent: 4583166 (1986-04-01), Hartung et al.
patent: 4636946 (1987-01-01), Hartung et al.
patent: 4648030 (1987-03-01), Bomba et al.
patent: 4682284 (1987-07-01), Schrofer
patent: 4707784 (1987-11-01), Ryan et al.
patent: 4736287 (1988-04-01), Druke et al.
patent: 4742446 (1988-05-01), Morioka et al.
patent: 4745545 (1988-05-01), Schiffleger
patent: 4755936 (1988-07-01), Stewart et al.
patent: 4757440 (1988-07-01), Scheuneman
patent: 4794521 (1988-12-01), Ziegler et al.
patent: 4797813 (1989-01-01), Igarashi
patent: 4814981 (1989-03-01), Rubinfeld
patent: 4839791 (1989-06-01), Ito
patent: 4843543 (1989-06-01), Usobe
patent: 4853603 (1989-05-01), Morganti et al.
patent: 4853846 (1989-08-01), Johnson et al.
patent: 4870565 (1989-09-01), Yamamoto et al.
patent: 4870569 (1989-09-01), Nakatani et al.
patent: 4872111 (1989-10-01), Daberkow et al.
patent: 4901233 (1990-02-01), Liptay
patent: 5123095 (1992-06-01), Papadopoulos et al.
patent: 5133522 (1992-07-01), Testart
patent: 5134561 (1992-07-01), Liptay
patent: 5185871 (1993-02-01), Frey et al.
patent: 5379379 (1995-01-01), Becker et al.
Alan-Jay-Smith, "Cache memory design: an evolving art", IEEE Spectrum, Dec. 1987.

Affiliated with

Also associated with

Rating

Method and apparatus for cache memory access with separate fetch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for cache memory access with separate fetch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for cache memory access with separate fetch will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1150568