Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
1999-09-10
2003-05-20
Thai, Xuan (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S306000, C710S110000
Reexamination Certificate
active
06567881
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to the field of bus bridging systems and more particularly to a method and apparatus for bridging one or multiple digital signal processors with a peripheral component interconnect bus.
BACKGROUND OF THE INVENTION
The use of a Peripheral Component Interconnect (PCI) bus in the embedded systems market is increasing at a rapid pace. PCI originated in the personal computer (PC) industry where it was developed to relieve the input/output (I/O) bottleneck in graphics-oriented personal computer interfaces. However, despite its origins in the PC market, PCI is expanding into industrial and embedded systems applications and has emerged as the de facto local bus standard. This is primarily due to the motivation of designers of high performance embedded systems to leverage component volumes from the PC industry to lower the cost of their products. Large segments of the embedded systems market are rapidly standardizing on PCI, but are facing technical challenges in adapting their processing platforms to PCI architecture.
The ability of digital signal processors (DSPs) to perform high-speed arithmetic, input/output (I/O) and interrupt processing operations has made them popular in communications applications. Currently, DSPs are used in a broad range of embedded consumer and industrial communications products (e.g. cellular phones, modems, call processing systems, wireless base stations, video conferencing systems, routers, etc.). Multiprocessor configurations are also widespread, particularly in communications servers that must support diverse functions and a large number of channels.
The current challenge is to bridge these two merging technologies and provide full function PCI interface solutions for DSPs. In general, a DSP includes a host port interface (HPI) and an external memory interface (EMIF). The HPI is generally a 16 bit slave and the EMIF is generally a 32 bit master (e.g. for the Texas Instruments C6201™ DSP). Traditional solutions involve interfacing directly with the HPI of the DSP. Further, traditional bridging solutions do not provide support for multiple DSPs interfacing with a PCI bus.
SUMMARY OF THE INVENTION
object of the present invention is to provide a system for bridging a digital signal processor to a PCI bus.
Another object of the present invention is to provide a system for bridging multiple digital signal processors to a PCI bus.
In accordance with one aspect of the present invention there is provided an apparatus for bridging communications between a first communication endpoint equipped with a two port digital signal processor (DSP) circuit having a DSP master port and a DSP slave port and a second communication endpoint equipped with a peripheral component interconnect (PCI) bus module having a PCI master port and a PCI memory connected to a PCI bus. The apparatus being comprised of an intermediate bus operably connected to the DSP master port and the DSP slave port and a regulating means connecting the PCI bus module to the intermediate bus for regulating access to the intermediate bus and data transfer between the first and second communication endpoints.
In accordance with another aspect of the present invention there is provided a method of carrying out a read transaction over a communications bridge between one communication endpoint equipped with a digital signal processor (DSP) circuit having a DSP master port and a DSP slave port and another communication endpoint equipped with a peripheral component Interconnect (PCI) module having a PCI master port and a PCI slave port, an Intermediate bus being operably connected to the DSP master port, the DSP slave port, the PCI master port, and the PCI slave port. The read method consists of regulating access to the intermediate bus for data transfer between a requesting master port and a requested slave port and transacting date for reading by the requesting master port from the requested slave port.
In accordance with another aspect of the present invention there is provided a method of carrying out a write transaction over a communications bridge between one communication endpoint equipped with a digital signal processor (DSP) circuit having a DSP master port and a DSP slave port and another communication endpoint equipped with a peripheral component interconnect (PCI) module having a PCI master port and a PCI slave port, an intermediate bus being operably connected to the DSP master port, the DSP slave port, the PCI master port, and the PCI slave port. The write method consists of regulating access to the intermediate bus for data transfer between a requesting master port and a requested slave port and transacting date for reading by the requesting master port from the requested slave port.
REFERENCES:
patent: 5276845 (1994-01-01), Takayama
patent: 5396602 (1995-03-01), Amini et al.
patent: 5434997 (1995-07-01), Landry et al.
patent: 5511075 (1996-04-01), Bhasker
patent: 5664124 (1997-09-01), Katz et al.
patent: 5774681 (1998-06-01), Kunishige
patent: 6126601 (2000-10-01), Gilling
patent: 6170048 (2001-01-01), Wing So
patent: 6233643 (2001-05-01), Andrews et al.
patent: 6298370 (2001-10-01), Tang et al.
Broemmelsiek Ray
Mojaver Michael
Sheedy Andy
Factor & Partners
Thai Xuan
Tundra Semiconductor Corporation
LandOfFree
Method and apparatus for bridging a digital signal processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for bridging a digital signal processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for bridging a digital signal processor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3064121