Static information storage and retrieval – Read/write circuit – Including level shift or pull-up circuit
Patent
1998-08-19
1999-10-05
Nelms, David
Static information storage and retrieval
Read/write circuit
Including level shift or pull-up circuit
365196, 36518521, G11C 700
Patent
active
059634855
ABSTRACT:
A bit line recovery circuit for random access memory. The circuit includes a pair of pull-up devices, each of which is connected to a bit line of a bit line pair. Pass gates are disposed between a sense amplifier and the bit lines. The pull-up devices are cross-coupled such that the gate node of the pull-up devices are connected to the sense amplifier on the opposed side of the pass gates in order to rapidly turn on the appropriate pull-up device following a memory cell read operation.
REFERENCES:
patent: 4780850 (1988-10-01), Miyamoto et al.
patent: 4980860 (1990-12-01), Houston et al.
patent: 5138581 (1992-08-01), Miyamoto et al.
patent: 5438543 (1995-08-01), Yoon
patent: 5646899 (1997-07-01), Jang et al.
Brady James
Worley James L.
Galanthay Theodore E.
Jorgenson Lisa K.
Le Thong
Nelms David
STMicroelectronics Inc.
LandOfFree
Method and apparatus for bit line recovery in dynamic random acc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for bit line recovery in dynamic random acc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for bit line recovery in dynamic random acc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1179441