Error detection/correction and fault detection/recovery – Pulse or data error handling – Error count or rate
Reexamination Certificate
2006-01-17
2006-01-17
Lamarre, Guy J. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error count or rate
C375S327000, C375S373000, C375S376000
Reexamination Certificate
active
06988227
ABSTRACT:
A bit error rate detector detects whether at least one transition of an input data stream occurs in a predetermined phase zone of a sample clock used to sample the input data stream. Over multiple evaluation cycles, a count is generated according to how many of the evaluation cycles have at least one transition that occurred in the predetermined phase zone. The count corresponds to the bit error rate.
REFERENCES:
patent: 4456890 (1984-06-01), Carickhoff
patent: 4464771 (1984-08-01), Sorensen
patent: 4984255 (1991-01-01), Davis et al.
patent: 5297173 (1994-03-01), Hikmet et al.
patent: 5297869 (1994-03-01), Benham
patent: 5305323 (1994-04-01), Lada
patent: 5486794 (1996-01-01), Wu et al.
patent: 5754080 (1998-05-01), Chen et al.
patent: 5764651 (1998-06-01), Bullock et al.
patent: 5799048 (1998-08-01), Farjad-Rad et al.
patent: 5835501 (1998-11-01), Dalmia et al.
patent: 5987085 (1999-11-01), Anderson
patent: 6041090 (2000-03-01), Chen
patent: 6137372 (2000-10-01), Welland
patent: 6178213 (2001-01-01), McCormack et al.
patent: 6285722 (2001-09-01), Banwell et al.
patent: 6316966 (2001-11-01), Chang et al.
patent: 6347128 (2002-02-01), Ransijn
patent: 6392457 (2002-05-01), Ransijn
patent: 6463109 (2002-10-01), McCormack et al.
patent: 6577689 (2003-06-01), Smith et al.
patent: 6591383 (2003-07-01), Michel et al.
patent: 6623185 (2003-09-01), Peragine
patent: 2002/0089356 (2002-07-01), Perrott et al.
patent: 2002/0191640 (2002-12-01), Haymes et al.
patent: 2003/0001557 (2003-01-01), Pisipaty
Giga, “2.5 Gbit/s Clock and Data Recovery GD16522”, Data Sheet Rev. 20, Giga, Sep. 25, 2000, pp. 1-11.
Maxim, “2.5Gbps, Low-Power, +3.3V Clock Recovery and Data Retiming IC”, Maxim Integrated Products, 1998, pp. 1-8.
Gutierrez, German, et al, “2.488 Gb/s Silicon Bipolar Clock and Data Recovery IC for SONET (OC-48)”, IEEE Custom Integrated Circuits Conference 1998, pp. 575-578.
Gutierrez, German, et al, “Unaided 2.5 Gb/s Silicon Bipolar Clock and Data Recovery IC”, IEEE Radio Frequency Integrated Circuits Symposium 1998, pp. 173-176.
Silicon Laboratories, “SiPHYTM Multi-Rate SONET/SDH Clock and Data Recovery IC”, Si5020-DS06, Preliminary Rev. 0.6 Jul. 2000, pp. 1-16.
Matsumoto, Y., et al., “An adaptive decision threshold control of the optical receiver for multi-gigabit terrestrial DWDM transmission systems”, 2000 Optical Society of America, pp. TuR2-1 thru TuR2-3.
Kawai, M., et al., “Smart Optical Receiver With Automatic Decision Threshold Setting and Retiming Phase Alignment”, Journal of Lightwave Technology, vol. 7, No. 11, Nov. 1989, pp. 1634-1640.
Lamarre Guy J.
Silicon Laboratories Inc.
Zagorin O'Brien Graham LLP
LandOfFree
Method and apparatus for bit error rate detection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for bit error rate detection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for bit error rate detection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3556877