Electrical computers and digital processing systems: processing – Processing control – Context preserving (e.g. – context swapping – checkpointing,...
Reexamination Certificate
2001-10-12
2009-02-03
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Context preserving (e.g., context swapping, checkpointing,...
Reexamination Certificate
active
07487339
ABSTRACT:
A method and apparatus within a processing system is provided for associating shadow register sets with interrupt routines. The invention includes a vector generator that receives interrupts, and generates exception vectors to call interrupt routines that correspond to the interrupts. The exception vector considers the type of interrupt and the priority level of the interrupt when selecting the exception vector. Shadow set mapping logic is coupled to the vector generator. The mapping logic contains a number of fields that correspond to the different exception vectors that may be generated. The fields are programmable by kernel mode instructions, and contain data mapping each field to one of a number of shadow register sets. When an interrupt occurs, the vector generator generates a corresponding exception vector. In addition, the shadow set mapping logic looks at the field corresponding to the exception vector, and retrieves the data stored therein. The data is used to switch to one of the shadow register sets for use by an interrupt routine. Upon return from the interrupt routine, the previously used register set is selected.
REFERENCES:
patent: 4056847 (1977-11-01), Marcantonio
patent: 4110822 (1978-08-01), Porter et al.
patent: 4217638 (1980-08-01), Namimoto et al.
patent: 4218739 (1980-08-01), Negi et al.
patent: 4296470 (1981-10-01), Fairchild et al.
patent: 4402042 (1983-08-01), Guttag
patent: 4626985 (1986-12-01), Briggs
patent: 5025368 (1991-06-01), Watanabe
patent: 5115506 (1992-05-01), Cohen et al.
patent: 5148544 (1992-09-01), Cutler et al.
patent: 5155853 (1992-10-01), Mitsuhira et al.
patent: 5371872 (1994-12-01), Larsen et al.
patent: 5386563 (1995-01-01), Thomas
patent: 5459682 (1995-10-01), Sato
patent: 5481719 (1996-01-01), Ackerman et al.
patent: 5481725 (1996-01-01), Jayakumar et al.
patent: 5594905 (1997-01-01), Mital
patent: 5603035 (1997-02-01), Erramoun et al.
patent: 5613151 (1997-03-01), Dockser
patent: 5615348 (1997-03-01), Koino et al.
patent: 5664200 (1997-09-01), Barlow et al.
patent: 5682546 (1997-10-01), Garg et al.
patent: 5701493 (1997-12-01), Jaggar
patent: 5758096 (1998-05-01), Barsky et al.
patent: 5758112 (1998-05-01), Yeager et al.
patent: 5768500 (1998-06-01), Agrawal et al.
patent: 5797036 (1998-08-01), Kikinis
patent: 5822595 (1998-10-01), Hu
patent: 5940587 (1999-08-01), Zimmer
patent: 6081867 (2000-06-01), Cox
patent: 6094730 (2000-07-01), Lopez et al.
patent: 6148321 (2000-11-01), Hammond
patent: 6154832 (2000-11-01), Maupin
patent: 6178482 (2001-01-01), Sollars
patent: 6223279 (2001-04-01), Nishimura et al.
patent: 6243804 (2001-06-01), Cheng
patent: 6332181 (2001-12-01), Bossen et al.
patent: 6470435 (2002-10-01), Samra et al.
patent: 6477562 (2002-11-01), Nemirovsky et al.
patent: 6499078 (2002-12-01), Beckert et al.
patent: 6539448 (2003-03-01), Deng
patent: 6574693 (2003-06-01), Alasti et al.
patent: 6651126 (2003-11-01), Cantrell et al.
patent: 6778506 (2004-08-01), McDonnell et al.
patent: 2003/0023799 (2003-01-01), Yoo et al.
patent: 2003/0074508 (2003-04-01), Uhler
patent: 2003/0088723 (2003-05-01), Mackey et al.
Ashok Singhal etal., Implementing a Prolog Machine with Multiple Functional units 1988 IEEE pp. 41-56.
M. Morris Mano, Computer System Architecture, Prentice Hall, 2ed. pp. 434-443.
U.S. Appl. No. 09/591,510, Galinas et al.
U.S. Appl. No. 09/312,302, Nemirovsky et al.
U.S. Appl. No. 09/927,129, filed Feb. 14, 2002, Melvin et al.
“MCF5206 Integrated Microprocesor.” Product Brief. Motorola Communication and Advanced Consumer Technologies Group. Freescale Semiconductor, Inc. 1996. MCF5206/D.
“Addendum to MCF5206 User Manual.” Revision .0.1. Motorola Consumer Systems Group. Freescale Semiconductor, Inc. Apr. 13, 1998. MCF5206UMAD/AD.
Brylow, Dennis et al. “Static Checking of Interrupt-driven Software,” 2001. IEEE. pp. 47-56.
“MIPS32 4K Processor Core Family Software User's Manual.” Revision 1. 12. Jan. 3, 2001. MIPS Technologies, Inc. Document No. MD00016. Chapter 5. pp. 69-106.
“MIPS64 5K Processor Core Family Software User's Manual.” Revision 02.08. May 2002. MIPS Technologies, Inc. Document No. MD00012. Chapter 5. pp. 103-140.
Coleman Eric
MIPS Technologies Inc.
Sterne Kessler Goldstein & Fox PLLC
LandOfFree
Method and apparatus for binding shadow registers to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for binding shadow registers to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for binding shadow registers to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4108791