Electrical computers and digital processing systems: processing – Processing control – Context preserving (e.g. – context swapping – checkpointing,...
Reexamination Certificate
2007-05-01
2007-05-01
Ellis, Richard L. (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Context preserving (e.g., context swapping, checkpointing,...
C712S218000
Reexamination Certificate
active
10923217
ABSTRACT:
One embodiment of the present invention provides a system that avoids write-after-write (WAW) hazards while speculatively executing instructions. The system starts in a normal execution mode, wherein the system issues instructions for execution in program order. Upon encountering an unresolved data dependency during execution of an instruction, the system generates a checkpoint, defers the instruction, and executes subsequent instructions in an execute-ahead mode. During this execute-ahead mode, instructions that cannot be executed because of unresolved data dependencies are deferred, and other non-deferred instructions are executed in program order. If an unresolved data dependency is resolved during the execute-ahead mode, the system moves into a deferred mode wherein the system executes deferred instructions. While executing a deferred instruction, if dependency information for an associated destination register indicates that a WAW hazard potentially exists with a following non-deferred instruction, the system executes the deferred instruction to produce a result, and forwards the result to be used by subsequent instructions in a pipeline and/or deferred queue for the processor. The system does so without committing the result to the architectural state of the destination register. In this way, the system makes the result available to the subsequent instructions without overwriting a result produced by the following non-deferred instruction, thereby avoiding a WAW hazard.
REFERENCES:
patent: 6470445 (2002-10-01), Arnold et al.
patent: 2002/0087794 (2002-07-01), Jouppi et al.
patent: 2003/0120902 (2003-06-01), Kottapalli et al.
patent: 2003/0135713 (2003-07-01), Rychlik et al.
patent: WO 2004/059472 (2004-07-01), None
patent: WO 2005/106648 (2005-11-01), None
“Beating in-order stalls with “flea-flicker” two-pass pipelining”, by Ronald D. Barnes et al., Proceedings of the 36thInternational Symposium on Microarchitecture, 2003 IEEE.
Caprioli Paul
Chaudhry Shailender
Ellis Richard L.
Park, Vaugham & Fleming LLP
Sun Microsystems Inc
LandOfFree
Method and apparatus for avoiding write-after-write hazards... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for avoiding write-after-write hazards..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for avoiding write-after-write hazards... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3723107