Method and apparatus for avoiding race condition with...

Details Method and apparatus for avoiding race condition with... Method and apparatus for avoiding race condition with...

2006-06-27

2006-06-27

Vo, Tim (Department: 2112)

Electrical computers and digital data processing systems: input/

Interrupt processing

C710S261000

Reexamination Certificate

active

07069367

ABSTRACT:
An embodiment of a system for avoiding race conditions when using edge-triggered interrupts includes a processor that asserts an interrupt pending signal in response to the receipt of an edge-triggered interrupt. A power management device receives the interrupt pending signal. If the processor is in a low power state when it asserts the interrupt pending signal, then the power management device causes the processor to enter a high power state to allow the processor to service the pending interrupt.

REFERENCES:
patent: 4851987 (1989-07-01), Day
patent: 5101497 (1992-03-01), Culley et al.
patent: 5619706 (1997-04-01), Young
patent: 5765003 (1998-06-01), MacDonald et al.
patent: 5913058 (1999-06-01), Bonola
patent: 6029223 (2000-02-01), Klein
patent: 6339808 (2002-01-01), Hewitt et al.
patent: 6470408 (2002-10-01), Morrison et al.
patent: 0 545 581 (1993-06-01), None
patent: 0 645 690 (1995-03-01), None
patent: 0 666 528 (1995-08-01), None
patent: 0 676 686 (1995-10-01), None

Affiliated with

Also associated with

Rating

Method and apparatus for avoiding race condition with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for avoiding race condition with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for avoiding race condition with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3622777