Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-02-13
2007-02-13
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
10850808
ABSTRACT:
Methods and apparatuses to automatically modify a circuit design (e.g., a synthesis solution) according to the sensitivity in design parameters with respect to the possible deviation in the subsequent implementation (e.g., placement and routing) of the circuit. In one aspect of the present invention, a method to design a circuit includes: determining likelihood of a design constraint being violated in an implementation of a first circuit design (e.g., a technology specific netlist with or without a placement solution); and, modifying the first circuit design to reduce the likelihood of the design constraint being violated. In one example, the implementation of the first circuit design includes a routing solution for implementing the first circuit design; and, the first circuit is modified through sizing an instance of a logic element, buffering a signal, load shielding for a signal, or other operations.
REFERENCES:
patent: 5666290 (1997-09-01), Li et al.
patent: 5696771 (1997-12-01), Beausang et al.
patent: 5787008 (1998-07-01), Dharchoudhury et al.
patent: 5978572 (1999-11-01), Toyonaga et al.
patent: 6009248 (1999-12-01), Sato et al.
patent: 6543036 (2003-04-01), Iyer et al.
patent: 6553338 (2003-04-01), Buch et al.
patent: 2003/0051217 (2003-03-01), Cheng
Christie, P. et al., “Prelayout interconnect yield prediction”, Feb., 2003, IEEE, pp. 55-59.
Sensitivity Guided Net Weighting For Placement Driven Synthesis by Ren, Pan and Kung. ISPD 04, Apr. 18-21, 2004.
Chieh Changfan et al: “Timing optimization on routed designs with incremental placement and routing characterization”. IEEE Transactions on Computer-aided Design of Integrated Circuits & Systems, vol. 19. No. 2, Feb. 2000. pp. 186-196.
Ryan Kastner et al: “Predictable Routing”. IEEE/ACM International Conference on Computer-Aided Design. Nov. 5, 2000. pp. 110-113.
International Search Report, PCT/US2004/017207, 4 pages, 2004.
Notification Concerning Transmittal of Copy of International Preliminary Report on Patentability (Chapter I of The Patent Cooperation Treaty), PCT/US2004/017207, 9 pp., 2005.
Coudert, Olivier. “Timing and Design Closure in Physical Design Flows,”Proceedings of the International Symposium on Quality Electronic Design(ISQED'02), Mar. 18, 2002, 6 pages.
PCT International Search Report and Written Opinion for PCT Appln. No. US2004/016842, mailed Dec. 13, 2004 (13 pages).
PCT International Preliminary Report on Patentability for PCT Appln. No. US2004/016842, mailed Dec. 15, 2005 (8 pages).
Crews Andrew
McElvain Kenneth S.
Ramachandran Champaka
Blakely , Sokoloff, Taylor & Zafman LLP
Synplicity, Inc.
Whitmore Stacy A.
LandOfFree
Method and apparatus for automated circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for automated circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for automated circuit design will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3872817