Method and apparatus for attenuating jitter in a digital transmi

Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

375376, 331 25, 331 34, H04L 700, H04L 2536, H04L 2540

Patent

active

054794579

ABSTRACT:
A method and apparatus for attenuating jitter in digital signals. A recovered clock is derived from the digital signal and the digital signal is stored in a buffer. The derived clock is input to an input counter which counts a predetermined number of degrees out of phase with an output counter. When the input counter is at a maximum counter value, the output counter value is latched to the address inputs of a ROM look-up table, which outputs a coefficient to a numerically controlled oscillator (NCO). The NCO includes a low frequency portion that adds the coefficient successively to itself and outputs a carry out (CO) signal. A high frequency portion of the NCO receives a high frequency clock and preferably divides down the high frequency clock to a clock frequency which is centered at the desired output frequency. The high frequency portion preferably includes an edge detect circuit that receives the CO signal and adjusts the frequency of the output clock to produce a compensation clock. The compensation clock clocks the output counter which causes a buffer to output a digital signal that is substantially free of jitter.

REFERENCES:
patent: 4577163 (1986-03-01), Culp
patent: 4627080 (1986-12-01), Debus, Jr.
patent: 4712225 (1987-12-01), Nelson
patent: 5012437 (1991-04-01), Recker et al.
patent: 5036294 (1991-07-01), McCaslin
patent: 5268935 (1993-12-01), Mediavilla et al.
patent: 5268936 (1993-12-01), Bernardy
patent: 5291526 (1994-03-01), Ichikawa et al.
"Advanced Information Jitter Attenuator," VLSI Technology, Inc., Jan. 1993.
"T1/E1 FSB Cells From VLSI Technology Simplify ASIC-based Communication System Design", VLSI Technology, Inc., Mar. 8, 1993.
"Newest T1/E1 Chips From VLSI Focus on High-speed Digital Transmission Systems," VLSI Technology, Inc., Jan. 25, 1993.
"Digital Phase-Locked Loop w/Jitter Bounded" (Walters et al) IEEE Transactions on Circuits and Systems, Jul. 1989.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for attenuating jitter in a digital transmi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for attenuating jitter in a digital transmi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for attenuating jitter in a digital transmi will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1374671

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.