Method and apparatus for an integrated circuit with...

Static information storage and retrieval – Systems using particular element – Resistive

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S100000, C365S163000, C977S754000

Reexamination Certificate

active

08064243

ABSTRACT:
A method and apparatus for an integrated circuit with programmable memory cells which are arranged between a first and a second conductor for supplying first and second voltage is provided. A control circuit is arranged between the memory cells and the second conductor. The control circuit controls a change time during which at least one of the memory cells is supplied with a changing current from the second supply changing a state of the memory cell. The control circuit senses the state of the memory cell and stops the erasing current when the memory cell is in a changed state. Furthermore an embodiment refers to a data system with a programmable memory and a method of operating an integrated circuit. Another embodiment refers to a method of operating an integrated circuit.

REFERENCES:
patent: 5761115 (1998-06-01), Kozicki et al.
patent: 5896312 (1999-04-01), Kozicki et al.
patent: 5914893 (1999-06-01), Kozicki et al.
patent: 6084796 (2000-07-01), Kozicki et al.
patent: 6418049 (2002-07-01), Kozicki et al.
patent: 6487106 (2002-11-01), Kozicki
patent: 6825489 (2004-11-01), Kozicki
patent: 6865117 (2005-03-01), Kozicki
patent: 7068533 (2006-06-01), Ferrant et al.
patent: 7169635 (2007-01-01), Kozicki
patent: 7212432 (2007-05-01), Ferrant et al.
patent: 7288781 (2007-10-01), Kozicki
patent: 7294875 (2007-11-01), Kozicki
patent: 2002/0168820 (2002-11-01), Kozicki et al.
patent: 2003/0137869 (2003-07-01), Kozicki
patent: 2003/0185036 (2003-10-01), Gilton et al.
patent: 2004/0264234 (2004-12-01), Moore et al.
patent: 2006/0109708 (2006-05-01), Pinnow et al.
patent: 2006/0164880 (2006-07-01), Sakamoto et al.
patent: 2006/0187701 (2006-08-01), Liaw
patent: 2006/0203430 (2006-09-01), Pinnow et al.
patent: 2006/0221555 (2006-10-01), Pinnow
patent: 2006/0279328 (2006-12-01), Kozicki et al.
patent: 2007/0091667 (2007-04-01), Rohr et al.
patent: 2007/0274120 (2007-11-01), Pinnow et al.
patent: 2008/0006812 (2008-01-01), Kozicki et al.
patent: 10 2004 040 753 (2006-03-01), None
patent: 11 2004 000 060 (2006-06-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for an integrated circuit with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for an integrated circuit with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for an integrated circuit with... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4298052

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.