Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2005-10-18
2005-10-18
Lee, Thomas (Department: 2126)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C712S013000, C711S173000
Reexamination Certificate
active
06957435
ABSTRACT:
A processor allocation mechanism for a logically partitionable computer system allows an administrator to specify processing capability allocable to each partition as an equivalent number of processors, where the processing capability may be specified as a non-integer value. This processing capability value is unaffected by changes to the processing capability values of other partitions. The administrator may designate multiple sets of processors, assigning each physical processor of the system to a respective processor set. Each logical partition is constrained to execute in an assigned processor set, which may be shared by more than one partition. Preferably, the administrator may designate a logical partition as either capped, meaning that a partition can not use excess idle capacity of the processors, or uncapped, meaning that it can.
REFERENCES:
patent: 4843541 (1989-06-01), Bean et al.
patent: 5095427 (1992-03-01), Tanaka et al.
patent: 5222215 (1993-06-01), Chou et al.
patent: 5325525 (1994-06-01), Shan et al.
patent: 5325526 (1994-06-01), Cameron et al.
patent: 5357632 (1994-10-01), Pian et al.
patent: 5504670 (1996-04-01), Barth et al.
patent: 5535321 (1996-07-01), Massaro et al.
patent: 5574914 (1996-11-01), Hancock et al.
patent: 5659786 (1997-08-01), George et al.
patent: 5692193 (1997-11-01), Jagannathan et al.
patent: 5872963 (1999-02-01), Bitar et al.
patent: 6199093 (2001-03-01), Yokoya
patent: 6247109 (2001-06-01), Kleinsorge et al.
patent: 6269391 (2001-07-01), Gillespie
patent: 6418460 (2002-07-01), Bitar et al.
patent: 6542926 (2003-04-01), Zalewski et al.
patent: 6587938 (2003-07-01), Eilert et al.
patent: 6598069 (2003-07-01), Rooney et al.
patent: 6625638 (2003-09-01), Kubala et al.
patent: 6647508 (2003-11-01), Zalewski et al.
patent: 2001/0014905 (2001-08-01), Onodera
patent: 2003/0014466 (2003-01-01), Berger et al.
Bakshi “Partitioning and pipelining for performance-constrained hardware/software systems” 1999 IEEE, pp. 419-432.
Ayachi et al. “a hierarchical processor scheduling policy for multiprocessor syatems” 1996 IEEE, pp. 100-109.
U.S. Appl. No. 09/672,043, entitled “Technique for Configuring Processors in System With Logical Partitions”, filed Sep. 29, 2000.
IBM Corporation, S/390 Processor Resource/Systems Manager Planning Guide (IBM Pub. No. GA22-7236-04, 5thEdition, Mar. 1999).
David L. Black, “Scheduling Support for Concurrency and Parallelism in the Mach Operating System,” Computer, IEEE Computer Society, vol. 23, No. 5, May 1, 1990, pp. 35-43.
T. L. Borden et al., “Multiple Operating Systems on One Processor Complex,” IBM Systems Journal, vol. 28, No. 1, 1989, pp. 104-122.
Shigekazu Inohara et al., “A Thread Facility Based on User/Kernel Cooperation in the XERO Operating System,” Computer Software and Applications Conference, 1991, Sep. 11, 1991, pp. 398-405.
Menasce, D. et al. “Capacity Planning and Performance Modeling”, ISBN 0-13-035494-5, © 1994.
Leutenegger et al. “ A Modeling Study of the TPC-C Benchmark”, Proceedings of the 1993 ACM SIGMOD Int'l Conference on Management of Data, 1993, pp. 22-31.
Levine, C. “Order-of-Magnitude Advantage on TPC-C Through Massive Parallelism”, Proceedings of the 1995 ACM SIGMOD Int'l Conference on Management of Data, 1995, pp. 464-465.
IBM Corporation, “ AS/400 Logical Partitions Hardware Planning Guide”, © 1999.
Schimunek, G. et al. “Slicing the AS/400 With Logical Partitioning: A How to Guide”, Aug. 1999.
IBM Corporation, “LPAR Configuration and Management”, First Edition, © Apr. 2002.
IBM AS/400e Logical Partitions: Learning About. © 1999, 2000. http://publib.boulder.ibm.com/pubs/html/as400/v4r5/ic2924/info/rzajx.pdf.
IBM AS/400e Logical Partitions: Planning for. © 1999, 2000. http://publib.boulder.ibm.com/pubs/html/as400/v4r5/ic2924info/rzait.pdf.
IBM AS/400e Logical Partitions: Creating. © 1999, 2000. http://publib.boulder.ibm.com/pubs/html/as400/v4r5/ic2924/info/rzaj7.pdf.
IBM AS/400e Logical Partitions: Managing. © 1999, 2000. http://publib.boulder.ibm.com/pubs/html/as400/v4r5/ic2924/info/rzaj6.pdf.
IBM AS/400e Logical Partitions: Troubleshooting. © 1999, 2000. http://publib.boulder.ibm.com/pubs/html/as400/v4r5/ic2924/info/rzaj8.pdf.
Marisa Gil et al., “The Enhancement of a User-level Thread Package Scheduling on Multiprocessors,” Sep. 1994, Euromicro Workshop on Parallel and Distributed Processing, pp. 228-236.
Armstrong William Joseph
Manges Mark Gregory
Nayar Naresh
Scheel Jeffrey Jay
Wilcox Craig Alden
Lee Thomas
Nguyen Van H.
Truelson Roy W.
LandOfFree
Method and apparatus for allocating processor resources in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for allocating processor resources in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for allocating processor resources in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3471733