Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2002-09-26
2004-07-13
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06763509
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to integrated circuit (IC) designs. More particularly, the present invention relates to a method and apparatus for processing physical design data of an IC design.
BACKGROUND OF THE INVENTION
Signal integrity is rapidly becoming one of the important issues in IC designs, especially in very large scale integration (VLSI) physical designs. As the chip size and performance are increasing while the process feature size is reducing, noise caused by relatively small distance between power supply lines has very strong impact on transistor behavior. Such noise may reduce performance or even introduce logic failures into the IC system. In order to reduce the power supply noise decoupling capacitance allocation is usually employed. Since a power/ground grid has a very large dimension and high density, it is almost impossible to manually allocate decoupling capacitors. Thus, automatic capacitance allocation methods have been developed so as to allocate decoupling capacitors under certain constraints required by the IC design.
The Opus database, available from Cadence Design Systems, Inc. of San Jose, Calif., is a standard format database used for the physical data storage and maintenance of various types of IC designs, such as microprocessors, memory units, and application specific integrated circuits (ASICs). The Opus data format is typically used by Opus applications (and their compatibles) which provide a layout view, manual check, and other interactive operations on the physical data. The Opus database has been widely used by design engineers to draw layout and schematic as well as provide another necessary processing. Using the Opus functionality is advantageous to perform intermediate physical design operations since all physical design data are stored inside a single database and direct access thereto is guaranteed. However, some operations such as decoupling capacitance allocation have not been provided by conventional Opus functionality.
DESCRIPTION OF THE INVENTION
A method for allocating decoupling capacitor cells in an integrated circuit (IC) design, includes (a) obtaining geometrical information of rectangular areas in the IC design, each of the rectangular areas not intersecting any design figure in selected metal layers of the IC design in a design area, (b) determining possible locations for rows of decoupling capacitor cell arrays to be placed in the rectangular areas, a row including a set of cell arrays to be placed across the rectangular areas in a direction of a first coordinate axis of the design area, (c) determining for each possible location a number of decoupling capacitor cells included in the row, and (d) selecting row locations satisfying a certain design rule from among the possible locations in a descending order of the number of the decoupling capacitor cells.
REFERENCES:
patent: 6170079 (2001-01-01), Kato et al.
patent: 6323050 (2001-11-01), Dansky et al.
patent: 6480137 (2002-11-01), Kulkarni et al.
patent: 6625791 (2003-09-01), Bobba et al.
Thomas H. Cormen et al., “Introduction to Algorithms”, The MIT Press, 1998, pp. 4 cover and index pgs., pp. 175-177, 301-303, 308-311.
Shiyou Zhao et al., “Decoupling Capacitance Allocation and Its Application to Power Supply Noise Aware Floorplanning”, Aug. 23, 2001, pp. 1-24.
Dinh Paul
Ritchie David B.
Smith Matthew
Sun Microsystems Inc.
Thelen Reid & Priest LLP
LandOfFree
Method and apparatus for allocating decoupling capacitor cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for allocating decoupling capacitor cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for allocating decoupling capacitor cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3192560