Electrical computers and digital processing systems: processing – Processing control – Processing control for data transfer
Reexamination Certificate
2003-07-31
2010-11-30
Kindred, Alford W (Department: 2181)
Electrical computers and digital processing systems: processing
Processing control
Processing control for data transfer
C712S010000
Reexamination Certificate
active
07844801
ABSTRACT:
Apparatus, system and methods are provided for performing speculative data prefetching in a chip multiprocessor (CMP). Data is prefetched by a helper thread that runs on one core of the CMP while a main program runs concurrently on another core of the CMP. Data prefetched by the helper thread is provided to the helper core. For one embodiment, the data prefetched by the helper thread is pushed to the main core. It may or may not be provided to the helper core as well. A push of prefetched data to the main core may occur during a broadcast of the data to all cores of an affinity group. For at least one other embodiment, the data prefetched by a helper thread is provided, upon request from the main core, to the main core from the helper core's local cache.
REFERENCES:
patent: 6138208 (2000-10-01), Dhong et al.
patent: 6789168 (2004-09-01), Jeddeloh
patent: 2002/0055964 (2002-05-01), Luk et al.
patent: 2003/0126365 (2003-07-01), Jamil et al.
patent: 2004/0148491 (2004-07-01), Damron
patent: 2004/0154012 (2004-08-01), Wang et al.
patent: 2004/0154019 (2004-08-01), Aamodt et al.
patent: 2005/0055541 (2005-03-01), Aamodt et al.
Slipstream Execution Mode for CMP-Based Multiprocessors, Khaled Z. Ibrahim, Gregory T. Byrd, and Eric Rotenberg, 2002.
Brown et. al, Speculative Precomputation on Chip Multiprocessors, Nov. 2002.
Solihin et al., “Prefetching in an Intelligent Memory Architecture Using a Helper Thread”, Dec. 2001.
Purser et al., “A Study of Slipstream Processors”, 2000.
Collin et al., “Speculative Precomputation: Long-range Prefetching of Delinquent Loads”, 2001.
H. Akkary and M. Driscoll, “A Dynamic Multithreading Processor”, InMicro-31, Proceedings of the 31st Annual International Symposium on Microarchitecture, Nov. 30-Dec. 2, 1998 pp. 226-236.
J. G. Steffan, C. B. Colohan, A. Zhai, and T. C. Mowry, “A Scalable Approach to Thread-level Data Speculation”, InISCA-27, Proceedings of the 27th Annual International Symposium on Computer Architecture, Jun. 2000, pp. 1-12.
J. G. Steffan, C. B. Colohan, A. Zhai, and T. C. Mowry,. Improving Value Communication for Thread-level Speculation. InHPCA-8, Proceedings of the 8th Annual International Symposium on High-Performance Computer Architecture, Feb. 2-6, 2002, pp. 65-75.
L. Hammond, M. Willey, and K. Olukotun, “Data Speculation Support for a Chip Multiprocessor”, InASPLOS-VIII, Proceedings of the 8th Annual International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1998, pp. 58-69.
V. Krishnan and J. Torrellas, “The Need for Fast Communication in a Hardware-Based Speculative Chip Multiprocessors”, inPACT-99, Proceedings for the 1999 International Conference on Parallel Architectures and Compliation Techniques, Oct. 1999, p. 24.
C. K. Luk, Tolerating Memory Latency through Software-Controlled Pre-Execution in Simultaneous Multithreading Processors, In28th ISCA, International Symposium on computer Architecture, Jun. 2001, p. 24.
T. Moshovos, D. Pnevmatikatos, A. Baniasadi, “Slice Processors: An Implementation of Operation-Based Prediction”, Proceedings of the 15th Annual International Conference on Supercomputing, Italy, Jun. 2001, pp. 321-334.
Speculative Precomputation on Chip Multiprocessors, Jeffery A. Brown, Hong Wang, George Chrysos, Perry H. Wang, John P. Shen, at the6th Workshop on Multithreaded Execution, Architecture, and Compilation(MTEAC-6), Nov. 2002.
M. Annavaram, J. Patel, E. Davidson. “Data Prefetching by Dependence Graph Precomputation”. In28th Annual International Symposium on Computer Architecture, Jul. 2001.
J. Collins, D. Tullsen, H. Wang, J. Shen, “Dynamic Speculative Precomputation”. InMicro 34, Proceedings of the 34th Annual International symposium on Microarchitecture, Dec. 2001, pp. 306-317.
H. Wang, P. Wang, R. D. Weldon, S. Ettinger, H. Saito, M. Girkar, S. Liao, J. Shen. “Speculative Precomputation: Exploring the use of Multithreading for Latency”. InIntel Technology Journal, vol. 6, Issue on Hyper-threading, Feb. 2002.
P. Wang, H. Wang, J. Collins, E. Grochowski, R. Kling, J. Shen. “Memory Latency-Tolerance Approaches for Itanium Processor: Out-of-order Execution vs. Speculative Precomputation”. In Proceedings of the 8th AnnualIEEE HPCAInternational Symposium on High-Performance Computer Architecture, Feb. 2002.
C. Zilles and G. Sohi. “Execution-Based Prediction Using Speculative Slices”. InISCA, Proceedings of the 28th Annual International Symposium on Computer Architecture, Sweden, Jul. 2001, pp. 2-13.
S. Liao, P. Wang, G. Hoflehner, D. Lavery, J. Shen, “Post-Pass Binary Adaptation for Software-Based Speculative Precomputation”, InPLDI, ACM Conference on Programming Language Design and Implementation, Jun. 2002.
Brown Jeffery A.
Chrysos George Z.
Hammarlund Per
Liao Steve Shih-wei
Orenstein Doron
Intel Corporation
Kindred Alford W
McAbee David P.
Moll Jesse R
LandOfFree
Method and apparatus for affinity-guided speculative helper... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for affinity-guided speculative helper..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for affinity-guided speculative helper... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4247239