Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
1997-10-10
2003-01-28
Ellis, Kevin L. (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
Reexamination Certificate
active
06513103
ABSTRACT:
The present invention relates to digital memory systems, and more specifically, to synchronous memory systems.
BACKGROUND OF THE INVENTION
As the operational frequencies of digital computing systems continue to increase, it has become increasingly necessary to use synchronous memory systems instead of the slower asynchronous memory systems. In synchronous memory systems, data is sent between a master device and one or more memory devices in the form of data packets which travel in parallel with, and must maintain precise timing relationships with, a system clock signal.
Because synchronous memory systems impose tight timing relationships between the clock and data signals, the memory interface circuits in the memory devices of the synchronous memory system generally require clock recovery and alignment circuits such as phase locked loops (PLLs) or delay locked loops (DLLs). One drawback of these clock recovery and alignment circuits, however, is that they typically operate effectively only over a limited range of frequencies. For example, a PLL may not be able to lock to the system's clock frequency if the frequency is either too low or too high. Additionally, the performance of these clock recovery and alignment circuits is degraded due to conditions such as temperature, supply voltage, speed binning codes, process, dimensions (i.e. length) of the memory bus, etc.
SUMMARY OF THE INVENTION
It is an object of this invention to provide for an adjustable synchronous memory system.
It is a further object of this invention to provide for a synchronous memory system that uses frequency information to improve the performance of the circuits at the system clock frequency.
It is a further object of this invention to provide for a synchronous memory system that uses system parameters to improve the performance of the circuits at the system clock frequency.
The present invention is a method for adjusting the performance of a synchronous memory system. A memory system comprises a master device and a slave device. A memory channel couples the master device to the slave device such that the slave device receives the system operating information from the master device via the memory channel. The slave device further includes means for tuning circuitry within the slave device such that the performance of the memory system is improved.
Other objects, features, and advantages of the present invention will be apparent from the accompanying drawings and from the detailed description that follows below.
REFERENCES:
patent: 4338569 (1982-07-01), Petrich
patent: 4691124 (1987-09-01), Ledzius et al.
patent: 4884041 (1989-11-01), Walker
patent: 5036300 (1991-07-01), Nicolai
patent: 5180994 (1993-01-01), Martin et al.
patent: 5399995 (1995-03-01), Kardontchik et al.
patent: 5446696 (1995-08-01), Ware et al.
patent: 5451894 (1995-09-01), Guo
patent: 5485490 (1996-01-01), Leung et al.
patent: 5506815 (1996-04-01), Hsieh et al.
patent: 5513327 (1996-04-01), Farmwald et al.
patent: 5532633 (1996-07-01), Kawai
patent: 5534805 (1996-07-01), Miyazaki et al.
patent: 5550783 (1996-08-01), Stephens, Jr. et al.
patent: 5554945 (1996-09-01), Lee et al.
patent: 5570054 (1996-10-01), Takla
patent: 5614855 (1997-03-01), Lee et al.
patent: 5673295 (1997-09-01), Read et al.
patent: 5712883 (1998-01-01), Miller et al.
patent: 5712884 (1998-01-01), Jeong
patent: 5745792 (1998-04-01), Jost
patent: 5764092 (1998-06-01), Wada et al.
patent: 5799051 (1998-08-01), Leung et al.
patent: 5801985 (1998-09-01), Roohparvar et al.
patent: 5890014 (1999-03-01), Long
patent: 5978926 (1999-11-01), Ries et al.
“The Phase-Locked Loop”, Internet paper, downloaded from http://yake.ecn.purdue.edu/-roos/modem/pll/pll.html, pp 1-3.
Andre Dehon, “In-System Timing Extraction and Control through Scan-Based, Test-Access Ports”, Jan., 1994, Internet paper, downloaded form http://www.ai.mit.edu/projects/transit/tn 102/tn 102.html#vcdl, pp. 1-19.
S. Sidiropoulo & M. Horowitz, “A Semi-digital DLL With Unlimited Phase Shift Capability And 0.08-400 MHZ Operating Range”, 1997 IEEE International Solid State Circuits Conference, 5 pages.
T. H. Lee, K. S. Donnelly, J. T. C. Ho, J. Zerbe, M. G. Johnson & T. Ishikawa, “A 2,5 V CMOS Delay-Locked Loop For An 18 Mbit, 500 Megabyte/s DRAM”, IEEE Journal of Solid-State circuits, vol. 29, No. 12, Dec. 1994, 6 pages.
Alsushi Halakeyama, et al., “A 256Mb SDRAM Using A Register-Controlled Digital DLL”, IEEE, ISSCC97/Session 4/DRAM/Paper TP 4.5, 2 pages.
Reese, et al., “A Phase-Tolerant 3.BGB/s Data-Communication Router For A Multiprocessor Supercomputer Backplane”, IEEE International Solid-State Circuits Conference, 1994, 4 pgs.
Satoru Tanoi, et al., “A 250-622 MHz Deskew And Jitter-Suppressed Clock Buffer Using Two-Loop Architecture”, IEEE Journal of Solid-State Circuits, vol. 31, No. 4, Apr. 1996, pp. 487-493.
International Search Report, PCT/US598/02053, 5 pages.
Peter Gillingham, “SLDRAM Architectural and Functional Overview”, Mosaid Technologies Inc. Aug. 29, 1997, pp. 1-14.
“Draft Standards for a High-Speed Memory Interface (SyncLink)”, Draft 0.99 IEEE P1596.7-199X, IEEE Standards Department, 1996.
Barth Richard M.
Chau Pak Shing
Davis Paul G.
Donnelly Kevin S.
Garlepp Bruno Werner
Anderson Paul M.
Ellis Kevin L.
Moniz Jose G.
Rambus Inc.
LandOfFree
Method and apparatus for adjusting the performance of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for adjusting the performance of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for adjusting the performance of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3068128