Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reissue Patent
2007-09-11
2007-09-11
Auve, Glenn A. (Department: 2111)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
C713S323000, C713S322000, C719S324000, C710S100000
Reissue Patent
active
10081659
ABSTRACT:
A power management mechanism for use in a computer system having a bus, a memory for storing data and instructions, and a central processing unit (CPU). The CPU runs an operating system having a power management virtual device driver (PMV×D) responsible for performing idle detection for devices. The PMV×D performs idle detection using event timers that provide an indicator as to the activity level. The PMV×D places idle local devices in a reduced power consumption state when no activity has occurred for a predetermined period of time.
REFERENCES:
patent: 5167024 (1992-11-01), Smith et al.
patent: 5189647 (1993-02-01), Suzuki et al.
patent: 5276888 (1994-01-01), Kardach et al.
patent: 5404321 (1995-04-01), Mattox
patent: 5404546 (1995-04-01), Stewart
patent: 5560022 (1996-09-01), Dunstan et al.
patent: 6079025 (2000-06-01), Fung
patent: 6173409 (2001-01-01), Watts et al.
patent: 6193422 (2001-02-01), Belt et al.
patent: 6317841 (2001-11-01), Nagae et al.
Intel Corporation, “Power Management Coordinator API Specification”, Apr. 1994.
Auve Glenn A.
Metzger Erik M.
LandOfFree
Method and apparatus for adjusting a power consumption level... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for adjusting a power consumption level..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for adjusting a power consumption level... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3762340