Electrical computers and digital processing systems: memory – Address formation – Address multiplexing or address bus manipulation
Patent
1997-03-07
2000-11-28
Peikari, B. James
Electrical computers and digital processing systems: memory
Address formation
Address multiplexing or address bus manipulation
711220, G06F 1210
Patent
active
061548251
ABSTRACT:
A method and apparatus for accessing a memory resource, such as an array of DRAM modules, is described. The methodology commences with the receipt of a memory address during a memory access cycle. A row address is then generated by selecting predetermined bits of the memory address as the row address. Concurrently with the generation of the row address, a determination is made as to the configuration of a memory device within the memory resource and targeted by the memory address. Thereafter, a column address is generated by selecting bits of the memory address as the column address based on the configuration of the targeted memory device. The time required for the determination of the configuration of the targeted memory device is thus absorbed within the time expended generating the row address.
REFERENCES:
patent: 4763302 (1988-08-01), Yamada
patent: 4980850 (1990-12-01), Morgan
patent: 5307320 (1994-04-01), Farrer et al.
patent: 5420995 (1995-05-01), Taguri
patent: 5446860 (1995-08-01), Dresser et al.
patent: 5568651 (1996-10-01), Medina et al.
patent: 5737764 (1998-04-01), Shigeeda
patent: 5757817 (1998-05-01), Bolyn et al.
patent: 5765188 (1998-06-01), Colwell
patent: 5845153 (1998-12-01), Sun et al.
Bains Kuljit
Khandekar Narendra
Murdoch Robert N.
Williams Michael W.
Intel Corporation
Peikari B. James
LandOfFree
Method and apparatus for addressing a memory resource comprising does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for addressing a memory resource comprising, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for addressing a memory resource comprising will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1735917