Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2011-06-21
2011-06-21
Patel, Hetul (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S130000, C711S141000
Reexamination Certificate
active
07966453
ABSTRACT:
Software indicates to hardware of a processing system that its storage modification to a particular cache line is done, and will not be doing any modification for the time being. With this indication, the processor actively releases its exclusive ownership by updating its line ownership from exclusive to read-only (or shared) in its own cache directory and in the storage controller (SC). By actively giving up the exclusive rights, another processor can immediately be given exclusive ownership to that said cache line without waiting on any processor's explicit cross invalidate acknowledgement. This invention also describes the hardware design needed to provide this support.
REFERENCES:
patent: 5678026 (1997-10-01), Vartti et al.
patent: 6128706 (2000-10-01), Bryg et al.
patent: 6560693 (2003-05-01), Puzak et al.
patent: 6625698 (2003-09-01), Vartti
patent: 7155588 (2006-12-01), Jeter, Jr.
patent: 7246187 (2007-07-01), Ezra et al.
patent: 2002/0174305 (2002-11-01), Vartti
patent: 2004/0015683 (2004-01-01), Emma et al.
patent: 2006/0149904 (2006-07-01), Mowry
Hill et al., “Cooperative Shared Memory: Software and Hardware for Scalable Multiprocessors,” to appear in Proceedings of Fifth International Conference on Architectural Support for Programming Language and Operating Systems (ASPLOS V), Oct. 1992.
Keleher, “Lazy Release Consistency for Distributed Shared Memory,” Thesis, Rice University, Jan. 1995.
Anderson, “The Performance of Spin Lock Alternatives for Shared-Memory Multiprocessors,” IEEE Transactions on Parallel and Distributed Systems, v.1, n. 1, pp. 6-16, Jan. 1990.
Hu et al., “JIAJIA: A Software DSM System Based on a New Cache Coherence Protocol,” HPCN Europe 1999, pp. 463-472, 1999.
Jackson Kathryn Marie
Shum Chung-Lung Kevin
Webb Charles Franklin
Augapurger Lynn L.
Campbell John E.
International Business Machines - Corporation
Patel Hetul
LandOfFree
Method and apparatus for active software disown of cache... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for active software disown of cache..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for active software disown of cache... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2741704