Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2004-11-03
2009-10-20
Baderman, Scott T (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S784000
Reexamination Certificate
active
07607067
ABSTRACT:
A two-dimensional array is stored in a first storage memory. A data accessing direction of the first storage memory is in a row direction. A method for reading data in the two-dimensional array in a column direction contains reading a plurality of data sets in the array from the first storage memory; performing a calculating operation on a first data set of the plurality of data sets; storing remaining data sets of the plurality of data sets into a second storage memory; and sequentially reading and applying the calculating operation on the remaining data sets stored in the second storage memory.
REFERENCES:
patent: 6292921 (2001-09-01), Daoudi et al.
patent: 2003/0067975 (2003-04-01), Yamakura et al.
Chang Hsi-Chia
Chu Chin-Huo
Baderman Scott T
Hsu Winston
Mediatek Incorporation
Rizk Sam
LandOfFree
Method and apparatus for accessing memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for accessing memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for accessing memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4064798