Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2006-04-25
2006-04-25
Elmore, Stephen C. (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S104000, C711S105000, C711S169000, C365S230020, C365S230050, C365S233100
Reexamination Certificate
active
07035985
ABSTRACT:
An apparatus and method for using self-timing logic to make at least two accesses to a memory core in one clock cycle is disclosed. In one embodiment of the invention, a memory wrapper (28) incorporating self-timing logic (36) and a mux (32) is used to couple a single access memory core (30) to a memory interface unit (10). The memory interface unit (10) couples a central processing unit (12) to the memory wrapper (28). The self-timing architecture as applied to multi-access memory wrappers avoids the need for calibration. Moreover, the self-timing architecture provides for a full dissociation between the environment (what is clocked on the system clock) and the access to the core. A beneifical result of the invention is making access at the speed of the core while processing several access in one system clock cycle. In accordance with another aspect of the invention, the apparatus and method for using self-timing logic to make at least two accesses to a memory core in one clock cycle is incorporated into a data processing system, such as a digital signal processor (DSP) (40). In another embodiment of the invention, a memory core (26embodied within RAM206) incorporating the self-timing architecture is incorporated directly into the processor core thereby avoiding the need for a memory wrapper and the time delay associated with passing information from the processor core via the memory interface unit and to the memory core. Direct incorporation of a memory core into the processor core facilitates more intensive accessing and additional power savings. In accordance with yet another aspect of the invention, the apparatus and method for using self-timing logic to make at least two accesses to a memory core in one clock cycle is incorporated into a data processing system, such as a digital signal processor (DSP) (40, 190) is further incorporated into an electronic computing system, such as a digital cellular telephone handset (226).
REFERENCES:
patent: 4894557 (1990-01-01), Beltramini
patent: 5396608 (1995-03-01), Garde
patent: 5414751 (1995-05-01), Yamada
patent: 5471607 (1995-11-01), Garde
patent: 5612923 (1997-03-01), Gibson et al.
patent: 5685005 (1997-11-01), Garde et al.
patent: 5699530 (1997-12-01), Rust et al.
patent: 5708850 (1998-01-01), Staros
patent: 5765218 (1998-06-01), Ozawa et al.
patent: 5781480 (1998-07-01), Nogle et al.
patent: 5790443 (1998-08-01), Shen et al.
patent: 5831926 (1998-11-01), Norris et al.
patent: 5896543 (1999-04-01), Garde
patent: 5923615 (1999-07-01), Leach et al.
patent: 5973955 (1999-10-01), Nogle et al.
patent: 5999482 (1999-12-01), Kornachuk et al.
patent: 6078527 (2000-06-01), Roth et al.
patent: 6629223 (2003-09-01), Bachot et al.
patent: 1 031 988 (2000-08-01), None
“An Enhanced 16K E2PROM”, Lubin Gee, et al., IEEE Journal of Solid-State Circuits, vol. SC-17, No. 5, Oct. 1982, pp. 828-832.
“Considerations for Selecting A DSP Processor (ADSP-2101 vs. TMS320C50)”, B. Fine, et al., Microprocessors and Microsystems, vol. 18, No. 6, Jul. 1994, pp. 351-362, XP000460483.
“Control Logic and Cell Design for a 4K NVRAM”, Douglas J. Lee, et al., IEEE Journal of Solid-State Circuits, vol. SC-18, No. 5, Oct. 1983, pp. 525-532.
“The Motorola DSP56000 Digital Signal Processor”, Kevin L. Kloker, IEEE Micro, vol. 6, No. 6, Dec. 1986, pp. 29-48, XP000211994.
Bachot Jean-Marc
Badi Eric
Brady III Wade James
Elmore Stephen C.
Neerings Ronald O.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Method and apparatus for accessing a memory core multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for accessing a memory core multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for accessing a memory core multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3538467