Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
1999-10-01
2003-09-30
Kim, Matthew (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S169000, C711S104000, C711S105000
Reexamination Certificate
active
06629223
ABSTRACT:
This application claims priority to S.N. 99400472.9, filed in Europe on Feb. 26, 1999 (TI-27700EU) and S.N. 98402455.4, filed in Europe on Oct. 6, 1998 (TI-28433EU).
FIELD OF THE INVENTION
The present invention relates to the field of digital signal processors and signal processing systems and, in particular, to a method and apparatus for accessing a memory core multiple time in a single clock cycle.
BACKGROUND OF THE INVENTION
Signal processing generally refers to the performance of real-time operations on a data stream. Accordingly, typical signal processing applications include or occur in telecommunications, image processing, speech processing and generation, spectrum analysis and audio processing and filtering. In each of these applications, the data stream is generally continuous. Thus, the signal processor must produce results, “through-put”, at the maximum rate of the data stream.
Conventionally, both analog and digital systems have been utilized to perform many signal processing functions. Analog signal processors, though typically capable of supporting higher through-put rates, are generally limited in terms of their long term accuracy and the complexity of the functions that they can perform. In addition, analog signal processing systems are typically quite inflexible once constructed and, therefore, best suited only to singular application anticipated in their initial design.
A digital signal processor provides the opportunity for enhanced accuracy and flexibility in the performance of operations that are very difficult, if not impracticably complex, to perform in an analog system. Additionally, digital signal processor systems typically offer a greater degree of post-construction flexibility than their analog counterparts, thereby permitting more functionally extensive modifications to be made for subsequent utilization in a wider variety of applications. Consequently, digital signal processing is preferred in many applications.
Within a digital signal processor, a memory wrapper is an interface between a memory core and a sea of gates. A combination of a memory core and a memory wrapper can be considered a memory module. In
FIG. 1
, a memory interface (
10
) couples a CPU (
12
) to a single access memory module (
14
). Memory module (
14
) comprises a single bus (
16
) coupling a single access memory core (
18
) to a memory wrapper (
20
). Multiple buses (
22
) couple memory wrapper (
20
) to memory interface (
10
). In a single access memory module, such as memory module (
14
), only one access is performed in one cycle. In this embodiment, a system clock typically serves as the strobe of the memory core and the memory wrapper serves solely as a bus arbitrator that allows a CPU to perform a single access to the memory core in one cycle.
SUMMARY OF THE INVENTION
In accordance with a first aspect of the invention, there is provided an apparatus and method for using self-timing logic to make at least two accesses to a memory core in one clock cycle. In one embodiment of the invention, a memory wrapper incorporating self-timing logic and a mux(es) is used to couple a multiple access memory core to a memory interface unit. The memory interface unit couples a central processing unit to the memory wrapper. The self-timing architecture as applied to multi-access memory wrappers avoids the need for calibration. Moreover, the self-timing architecture provides for a full dissociation between the environment (what is clocked on the system clock) and the access to the core. A beneifical result of the invention is making access at the speed of the core while processing several access in one system clock cycle.
In another embodiment of the invention, a memory core incorporating the self-timing architecture is incorporated directly into the processor core thereby avoiding the need for a memory wrapper and the time delay associated with passing information from the processor core via the memory interface unit and to the memory core. Direct incorporation of a memory core into the processor core facilitates more intensive accessing and additional power savings.
In accordance with a second aspect of the invention, the apparatus and method for using self-timing logic to make at least two accesses to a memory core in one clock cycle is incorporated into a data processing system, such as a digital signal processor (DSP).
In accordance with a third aspect of the invention, the apparatus and method for using self-timing logic to make at least two accesses to a memory core in one clock cycle is incorporated into a data processing system, such as a digital signal processor (DSP) is further incorporated into an electronic computing system, such as a digital cellular telephone handset.
REFERENCES:
patent: 4894557 (1990-01-01), Beltramini
patent: 5612923 (1997-03-01), Gibson et al.
patent: 5699530 (1997-12-01), Rust et al.
patent: 5765218 (1998-06-01), Ozawa et al.
patent: 5781480 (1998-07-01), Nogle et al.
patent: 5790443 (1998-08-01), Shen et al.
patent: 5831926 (1998-11-01), Norris et al.
patent: 5896543 (1999-04-01), Garde
patent: 5923615 (1999-07-01), Leach et al.
patent: 5973955 (1999-10-01), Nogle et al.
patent: 5999482 (1999-12-01), Kornachuk et al.
patent: 6078527 (2000-06-01), Roth et al.
patent: 1 031 988 (2000-08-01), None
Gee et al., “An Enhanced 16K E2PROM,” pp 828-832, Oct. 1982.*
Lee et al., “Control Logic and Cell Design for a 4K NVRAM,” pp 525-532, IEEE, Oct. 1983.*
“Considerations For Selecting A DSP Processor (ADSP-2101 vs. TMS3220C50)”, Bob Fine & Gerald McGuire,Microprocessors and Microsystems, vol. 18, No. 6, Jul./Aug. 1994, pp. 351-362.
“The Motorola DSP56000 Digital Signal Processor”, Kevin L. Kloker,IEEE Micro, vol. 6, No. 6, Dec. 1, 1986, pp. 29-48.
Bachot Jean-Marc Philippe
Badi Eric
Brady III Wade James
Elmore Stephen
Kim Matthew
Neerings Ronald O.
LandOfFree
Method and apparatus for accessing a memory core multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for accessing a memory core multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for accessing a memory core multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3069408