Method and apparatus for accessing a memory

Details Method and apparatus for accessing a memory Method and apparatus for accessing a memory

2003-08-14

2009-11-10

Kim, Matt (Department: 2186)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

C711S153000

Reexamination Certificate

active

07617376

ABSTRACT:
The disclosed embodiments relate to an optimized memory registration mechanism that may comprise an upper layer protocol that associates I/O buffers with memory regions and that manages steering tags. The memory regions may be associated with a translation page table. The upper layer protocol may allocate one of the steering tags associated with at least one of the memory regions for a memory operation.

REFERENCES:
patent: 5325532 (1994-06-01), Crosswy et al.
patent: 5675807 (1997-10-01), Iswandhi et al.
patent: 5737604 (1998-04-01), Miller et al.
patent: 5751932 (1998-05-01), Horst et al.
patent: 5809285 (1998-09-01), Hilland
patent: 5815707 (1998-09-01), Krause et al.
patent: 5822571 (1998-10-01), Goodrum et al.
patent: 5870568 (1999-02-01), Culley et al.
patent: 5872941 (1999-02-01), Goodrum et al.
patent: 5914953 (1999-06-01), Krause et al.
patent: 5948111 (1999-09-01), Taylor et al.
patent: 5964835 (1999-10-01), Fowler et al.
patent: 5978858 (1999-11-01), Bonola et al.
patent: 5983269 (1999-11-01), Mattson et al.
patent: 6018620 (2000-01-01), Culley et al.
patent: 6038621 (2000-03-01), Gale et al.
patent: 6047323 (2000-04-01), Krause
patent: 6070198 (2000-05-01), Krause et al.
patent: 6070253 (2000-05-01), Tavallaei et al.
patent: 6157967 (2000-12-01), Horst et al.
patent: 6163834 (2000-12-01), Garcia et al.
patent: 6226732 (2001-05-01), Pei et al.
patent: 6233702 (2001-05-01), Horst et al.
patent: 6272613 (2001-08-01), Bouraoui et al.
patent: 6289023 (2001-09-01), Dowling et al.
patent: 6301647 (2001-10-01), Green
patent: 6484208 (2002-11-01), Hilland
patent: 6493343 (2002-12-01), Garcia et al.
patent: 6496940 (2002-12-01), Horst et al.
patent: 6502203 (2002-12-01), Barron et al.
patent: 7010633 (2006-03-01), Arndt et al.
patent: 2002/0042868 (2002-04-01), Godtland et al.
patent: 2004/0049580 (2004-03-01), Boyd et al.
patent: 2004/0049600 (2004-03-01), Boyd et al.
patent: 2004/0073622 (2004-04-01), McDaniel et al.
patent: 2004/0098369 (2004-05-01), Elzur
patent: 2004/0193734 (2004-09-01), Barron et al.
patent: 2004/0193811 (2004-09-01), Chadalapaka et al.
patent: 2004/0193825 (2004-09-01), Garcia et al.
patent: 2004/0193832 (2004-09-01), Garcia et al.
patent: 2004/0193833 (2004-09-01), Hampton et al.
patent: 2004/0210693 (2004-10-01), Zeitler et al.
patent: 2004/0225720 (2004-11-01), Pinkerton
patent: 0757318 (1997-02-01), None
U.S. Appl. No. 10/400,313, filed Mar. 27, 2003, entitled Protection Domain Groups, Inventor: Jeffrey R. Hilland et al.
U.S. Appl. No. 10/401,234, filed Mar. 27, 2003, entitled Queue Pair/Window Association, Inventor: David J. Garcia et al.
U.S. Appl. No. 10/401,232, filed Mar. 27, 2003, entitled Physical Mode Addressing, Inventor: Kathryn Hampton et al.
U.S. Appl. No. 10/401,230, filed Mar. 27, 2003, entitled Physical Mode Windows, Inventor: David J. Garcia et al.
U.S. Appl. No. 10/401,237, filed Mar. 27, 2003, entitled Method and Apparatus for Performing Connection Management with Multiple Stacks, Inventor: Prashant Modi et al.
U.S. Appl. No. 10/401,233, filed Mar. 27, 2003, entitled Atomic Operations, Inventor: Dwight L. Barron et al.
U.S. Appl. No. 10/401,236, filed Mar. 27, 2003, entitled Signal Packet, Inventor: Dwight L. Barron.
U.S. Appl. No. 10/401,231, filed Mar. 27, 2003, entitled Shared Receive Queues, Inventor: Mallikarjun Chadalapaka et al.
U.S. Appl. No. 10/401,235, filed Mar. 27, 2003, entitled Binding A Memory Window to A Queue Pair, Inventor: David J. Garcia et al.
Jeffrey R. Hilland et al., “RDMA Prototcol Verbs Specification (Version 1.0)” (Apr. 2003).

Affiliated with

Also associated with

Rating

Method and apparatus for accessing a memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for accessing a memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for accessing a memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4113070