Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-06-12
2007-06-12
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
Reexamination Certificate
active
10645729
ABSTRACT:
A system configured to minimize validation time associated with an integrated circuit design is provided. The system includes a client and a server. The client is configured to identify a test case for simulation with the integrated circuit design. The client is further configured to generate a verified file from the test case. The server is in communication with the client. The server is configured to maintain an initialized state. The server, when in the initialized state, is configured to receive the verified file from the client for execution, wherein after execution of the verified file, the server is enabled to communicate results to the client and the server resets to the initialized state. A method for submitting a test case for simulation of an integrated circuit design and a computer readable medium are also provided.
REFERENCES:
patent: 6182245 (2001-01-01), Akin et al.
patent: 6810364 (2004-10-01), Conan et al.
patent: 7000224 (2006-02-01), Osborne et al.
patent: 7137087 (2006-11-01), Mohanty et al.
patent: 7143376 (2006-11-01), Eccles
patent: 7158924 (2007-01-01), Williams et al.
patent: 2002/0073374 (2002-06-01), Danialy et al.
patent: 2002/0173943 (2002-11-01), Armbruster et al.
patent: 2003/0051163 (2003-03-01), Bidaud
patent: 2003/0056173 (2003-03-01), Copenhaver et al.
patent: 2003/0101382 (2003-05-01), Gabele et al.
patent: 2003/0191869 (2003-10-01), Williams et al.
patent: 2003/0196191 (2003-10-01), Hartman et al.
patent: 2003/0208351 (2003-11-01), Hartman et al.
patent: 2006/0229858 (2006-10-01), Devins et al.
Jambhekar Vivek
Mohanty Purna
Thangavelu Sivam
Adaptec, Inc.
Dinh Paul
Martine & Penilla & Gencarella LLP
Parihar Suchin
LandOfFree
Method and apparatus for accelerating test case development does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for accelerating test case development, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for accelerating test case development will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3880553