Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2005-01-04
2005-01-04
Lefkowitz, Sumati (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S016000, C710S011000, C710S105000
Reexamination Certificate
active
06839791
ABSTRACT:
A method and apparatus for accelerating detection of speed code signals, and in particular S400signals, for IEEE Standard 1394-1995 serial bus devices. The present invention validates S400mode immediately after detecting an S400speed signal, or immediately after detecting an S400speed signal following a first to S200speed signal. The invention further provides S200and S100mode validation according to current implementations. Additionally, the invention does not require RX_DATA_PREFIX as a pre-requisite for signal detection.
REFERENCES:
patent: 4156798 (1979-05-01), Doelz
patent: 4194113 (1980-03-01), Fulks et al.
patent: 5014262 (1991-05-01), Harshavardhar
patent: 5274631 (1993-12-01), Bhardwaj
patent: 5343461 (1994-08-01), Barton et al.
patent: 5394556 (1995-02-01), Oprescu
patent: 5452330 (1995-09-01), Goldstein
patent: 5490253 (1996-02-01), Laha et al.
patent: 5495481 (1996-02-01), Duckwall
patent: 5539390 (1996-07-01), Nagano et al.
patent: 5541670 (1996-07-01), Hanai
patent: 5568641 (1996-10-01), Nelson et al.
patent: 5583922 (1996-12-01), Davis et al.
patent: 5621659 (1997-04-01), Matsumoto et al.
patent: 5630173 (1997-05-01), Oprescu
patent: 5632016 (1997-05-01), Hoch et al.
patent: 5640595 (1997-06-01), Baugher et al.
patent: 5684715 (1997-11-01), Palmer
patent: 5701476 (1997-12-01), Fenger
patent: 5701492 (1997-12-01), Wadsworth et al.
patent: 5712834 (1998-01-01), Nagano et al.
patent: 5719862 (1998-02-01), Lee et al.
patent: 5764930 (1998-06-01), Staats
patent: 5784648 (1998-07-01), Duckwall
patent: 5802048 (1998-09-01), Duckwall
patent: 5802057 (1998-09-01), Duckwall et al.
patent: 5805073 (1998-09-01), Nagano et al.
patent: 5809331 (1998-09-01), Staats et al.
patent: 5832298 (1998-11-01), Sanchez et al.
patent: 5835761 (1998-11-01), Ishii et al.
patent: 5867730 (1999-02-01), Leyda
patent: 5875301 (1999-02-01), Duckwall et al.
patent: 5938764 (1999-08-01), Klein
patent: 5968152 (1999-10-01), Staats
patent: 5970052 (1999-10-01), Lo et al.
patent: 5987605 (1999-11-01), Hill et al.
patent: 6032202 (2000-02-01), Lea et al.
patent: 6038625 (2000-03-01), Ogino et al.
patent: 6070187 (2000-05-01), Subramaniam et al.
patent: 6073206 (2000-06-01), Piwonka et al.
patent: 6122248 (2000-09-01), Murakoshi et al.
patent: 6131129 (2000-10-01), Ludtke
patent: 6131134 (2000-10-01), Huang et al.
patent: 6133938 (2000-10-01), James
patent: 6138196 (2000-10-01), Takayama et al.
patent: 6141702 (2000-10-01), Ludtke et al.
patent: 6141767 (2000-10-01), Hu et al.
patent: 6157972 (2000-12-01), Newman et al.
patent: 6160796 (2000-12-01), Zou
patent: 6167532 (2000-12-01), Wisecup
patent: 6173327 (2001-01-01), De Borst et al.
patent: 6192189 (2001-02-01), Fujinami et al.
patent: 6202210 (2001-03-01), Ludtke
patent: 6233615 (2001-05-01), Van Loo
patent: 6233624 (2001-05-01), Hyder et al.
patent: 6247083 (2001-06-01), Hake et al.
patent: 6253114 (2001-06-01), Takihara
patent: 6253255 (2001-06-01), Hyder et al.
patent: 6260063 (2001-07-01), Ludtke et al.
patent: 6266334 (2001-07-01), Duckwall
patent: 6266344 (2001-07-01), Fujimori et al.
patent: 6266701 (2001-07-01), Sridhar et al.
patent: 6282597 (2001-08-01), Kawamura
patent: 6295479 (2001-09-01), Shima et al.
patent: 6308222 (2001-10-01), Krueger et al.
patent: 6311228 (2001-10-01), Ray
patent: 6345315 (2002-02-01), Mishra
patent: 6353868 (2002-03-01), Takayama et al.
patent: 6363085 (2002-03-01), Samuels
patent: 6385679 (2002-05-01), Duckwall et al.
patent: 6457086 (2002-09-01), Duckwall
IEEE Standard for a High Performance Serial Bus, Std 1394-1995, 1996, pp. i, ii, 226, 227.*
“IEEE Standard for a High Performance Serial Bus”, IEEE Standard 1394-1995, Institute of Electrical and Electronics Engineers, Inc., Aug. 30, 1996.
“IEEE Standard for a High Performance Serial Bus-Amendment 1”, Institute of Electrical and Electronics Engineers, Inc., pp. 1-196, 2000 (no month).
P1394b IEEE Draft Standard for a High Performance Serial Bus (High Speed Supplement), Institute of Electrical and Electronics Engineers, Inc., pp. 1-408, 2002 (no month).
“AV/C Digital Interface Command Set General Specification, Rev. 3.0”, 1394 Trade Association, pp. 4-5, 20-34, Apr. 15, 1998.
“Enhancements to the AV/C General Specification 3.0 Version 1.OFC1”, 1394 Trade Association, pp. 4, 6-17, Nov. 5, 1998.
“Fibre Channel-Methodologies for Jitter Specification”, NCITS TR-25-1999, Jitter Working Group Technical Report, Rev. 10, pp. 1-96, Jun. 9, 1999.
Apple Computer Inc.
Lefkowitz Sumati
Sierra Patent Group Ltd.
LandOfFree
Method and apparatus for accelerating detection of serial... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for accelerating detection of serial..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for accelerating detection of serial... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3366530