Method and apparatus for accelerated instruction restart in a mi

Details Method and apparatus for accelerated instruction restart in a mi Method and apparatus for accelerated instruction restart in a mi

1996-06-28

1999-08-31

Eng, David Y.

Electrical computers and digital processing systems: processing

Processing control

Branching

G06F 940

Patent

active

059448180

ABSTRACT:
A system for accelerating instruction restart in a microprocessor. An instruction is fetched. The instruction is placed in a macro-instruction queue and sent to the decoder. The instruction is decoded in order to produce at least one micro-operation. The micro-operation is executed, and the microprocessor checks for instruction restart conditions. If an instruction restart condition is found, the instruction restart function is performed. The instruction restart function includes decoding the instruction stored in the macro-instruction queue and executing the corresponding micro-operations.

REFERENCES:
patent: 3789365 (1974-01-01), Jen
patent: 4521850 (1985-06-01), Wilhite et al.
patent: 4791557 (1988-12-01), Angel et al.
patent: 5012403 (1991-04-01), Keller et al.
patent: 5134693 (1992-07-01), Saini
patent: 5437017 (1995-07-01), Moore et al.
patent: 5696955 (1997-12-01), Goddard et al.
Popescu, "The Metaflow Architecture" IEEE , 1991, pp. 10-13, 63-73, Jun. 1991.

Affiliated with

Also associated with

Rating

Method and apparatus for accelerated instruction restart in a mi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for accelerated instruction restart in a mi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for accelerated instruction restart in a mi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2425381