Electrical computers and digital processing systems: support – Computer power control
Reexamination Certificate
2005-12-30
2010-02-16
Lee, Thomas (Department: 2116)
Electrical computers and digital processing systems: support
Computer power control
C713S320000, C713S324000, C712S028000, C714S015000
Reexamination Certificate
active
07664970
ABSTRACT:
Embodiments of the invention relate to a method and apparatus for a zero voltage processor sleep state. A processor may include a dedicated cache memory. A voltage regulator may be coupled to the processor to provide an operating voltage to the processor. During a transition to a zero voltage power management state for the processor, the operational voltage applied to the processor by the voltage regulator may be reduced to approximately zero and the state variables associated with the processor may be saved to the dedicated cache memory.
REFERENCES:
patent: 4819154 (1989-04-01), Stiffler et al.
patent: 5307003 (1994-04-01), Fairbanks et al.
patent: 5386552 (1995-01-01), Garney
patent: 5502838 (1996-03-01), Kikinis
patent: 5526487 (1996-06-01), Schiffleger
patent: 5530879 (1996-06-01), Crump et al.
patent: 5560022 (1996-09-01), Dunstan et al.
patent: 5592671 (1997-01-01), Hirayama
patent: 5627412 (1997-05-01), Beard
patent: 5745375 (1998-04-01), Reinhardt et al.
patent: 5765001 (1998-06-01), Clark et al.
patent: 5787294 (1998-07-01), Evoy
patent: 5812860 (1998-09-01), Horden et al.
patent: 5845134 (1998-12-01), Aria
patent: 5862368 (1999-01-01), Miller
patent: 5870616 (1999-02-01), Loper et al.
patent: 5918061 (1999-06-01), Nikjou
patent: 5953685 (1999-09-01), Bogin et al.
patent: 6021500 (2000-02-01), Wang et al.
patent: 6061711 (2000-05-01), Song et al.
patent: 6115763 (2000-09-01), Douskey et al.
patent: 6118306 (2000-09-01), Orton et al.
patent: 6154846 (2000-11-01), Arai et al.
patent: 6167488 (2000-12-01), Koppala
patent: 6223208 (2001-04-01), Kiefer et al.
patent: 6223293 (2001-04-01), Foster et al.
patent: 6272642 (2001-08-01), Pole, II et al.
patent: 6363490 (2002-03-01), Senyk
patent: 6389556 (2002-05-01), Qureshi
patent: 6408325 (2002-06-01), Shaylor
patent: 6411157 (2002-06-01), Hsu et al.
patent: 6415388 (2002-07-01), Browning et al.
patent: 6438658 (2002-08-01), Baliga et al.
patent: 6499102 (2002-12-01), Ewertz
patent: 6502196 (2002-12-01), Chang et al.
patent: 6505216 (2003-01-01), Schutzman et al.
patent: 6523128 (2003-02-01), Stapleton et al.
patent: 6535798 (2003-03-01), Bhatia et al.
patent: 6542996 (2003-04-01), Chang
patent: 6550020 (2003-04-01), Floyd et al.
patent: 6571341 (2003-05-01), Forbes
patent: 6584573 (2003-06-01), Wunderlich et al.
patent: 6633987 (2003-10-01), Jain et al.
patent: 6691216 (2004-02-01), Kelly et al.
patent: 6691238 (2004-02-01), Forbes et al.
patent: 6711447 (2004-03-01), Saeed
patent: 6711691 (2004-03-01), Howard et al.
patent: 6714891 (2004-03-01), Dendinger
patent: 6729551 (2004-05-01), Lyons et al.
patent: 6738675 (2004-05-01), Dai
patent: 6804790 (2004-10-01), Rhee et al.
patent: 6823240 (2004-11-01), Cooper
patent: 6885233 (2005-04-01), Huard et al.
patent: 6901298 (2005-05-01), Govindaraj et al.
patent: 6954864 (2005-10-01), Schelling
patent: 6968469 (2005-11-01), Fleischmann et al.
patent: 6983386 (2006-01-01), Barr et al.
patent: 6988214 (2006-01-01), Verdun
patent: 7010438 (2006-03-01), Hancock et al.
patent: 7043405 (2006-05-01), Orenstien et al.
patent: 7043649 (2006-05-01), Terrell, II
patent: 7076672 (2006-07-01), Naveh et al.
patent: 7103786 (2006-09-01), Chen et al.
patent: 7127560 (2006-10-01), Cohen et al.
patent: 7134031 (2006-11-01), Flautner
patent: 7136984 (2006-11-01), Maiyuran et al.
patent: 7219248 (2007-05-01), Shikata
patent: 7363523 (2008-04-01), Kurts et al.
patent: 7401240 (2008-07-01), Heller et al.
patent: 7412565 (2008-08-01), Wirasinghe et al.
patent: 7437513 (2008-10-01), Saida et al.
patent: 7451333 (2008-11-01), Naveh et al.
patent: 7502887 (2009-03-01), Tanaka et al.
patent: 7546418 (2009-06-01), Verdun
patent: 2002/0026597 (2002-02-01), Dai et al.
patent: 2002/0042870 (2002-04-01), Rocray et al.
patent: 2002/0083356 (2002-06-01), Dai
patent: 2002/0087219 (2002-07-01), Dai et al.
patent: 2003/0009702 (2003-01-01), Park
patent: 2003/0101362 (2003-05-01), Dia
patent: 2003/0204760 (2003-10-01), Youngs
patent: 2003/0217299 (2003-11-01), Neuman et al.
patent: 2003/0233591 (2003-12-01), Chiteboun et al.
patent: 2004/0019815 (2004-01-01), Vyssotski et al.
patent: 2004/0044917 (2004-03-01), Lee et al.
patent: 2004/0098631 (2004-05-01), Terrell, II
patent: 2004/0098635 (2004-05-01), Cho et al.
patent: 2004/0117678 (2004-06-01), Soltis et al.
patent: 2004/0153694 (2004-08-01), Nicholson et al.
patent: 2005/0009509 (2005-01-01), Miscopein et al.
patent: 2005/0044448 (2005-02-01), Verdun
patent: 2005/0080994 (2005-04-01), Cohen et al.
patent: 2005/0086551 (2005-04-01), Wirasinghe et al.
patent: 2005/0097277 (2005-05-01), Maiyuran et al.
patent: 2005/0108589 (2005-05-01), Kadatch et al.
patent: 2005/0246499 (2005-11-01), Saida et al.
patent: 2005/0283628 (2005-12-01), Youngs
patent: 2006/0026447 (2006-02-01), Naveh et al.
patent: 2006/0047986 (2006-03-01), Kurts et al.
patent: 2006/0053325 (2006-03-01), Chary et al.
patent: 2006/0053326 (2006-03-01), Naveh et al.
patent: 2006/0059486 (2006-03-01), Loh et al.
patent: 2006/0071945 (2006-04-01), Anabuki
patent: 2006/0143485 (2006-06-01), Naveh et al.
patent: 2007/0043965 (2007-02-01), Mandelblat et al.
patent: 2007/0136530 (2007-06-01), Tanaka
patent: 2007/0137036 (2007-06-01), Jeon
patent: 2007/0156992 (2007-07-01), Jahagirdar
patent: 2007/0157036 (2007-07-01), Jahagirdar et al.
patent: 1993669 (2007-07-01), None
patent: 11 2005 001 779 (2007-05-01), None
patent: 0 142 628 (1985-05-01), None
patent: 0 978 781 (2000-02-01), None
patent: 1 286 248 (2003-02-01), None
patent: 1 286 248 (2003-02-01), None
patent: 1424628 (2004-06-01), None
patent: 10-91603 (1998-04-01), None
patent: 10091603 (1998-04-01), None
patent: WO-98/44405 (1998-10-01), None
patent: WO-01/35200 (2001-05-01), None
patent: WO-02/17052 (2002-02-01), None
patent: WO-2005/048112 (2005-05-01), None
U.S. Appl. No. 11/208,935: Title: Dynamic Memory Sizing for Power Reduction; filed Aug. 22, 2005; Inventor: Julius Mandeblat.
U.S. Appl. No. 10/934,034; Title: Coordination of Sleep State Transitions in Multi-Core Processors; filed Sep. 3, 2004; Inventor: Alon Naveh.
U.S. Appl. No. 10/272,149; Title: Method and Apparatus for Performance Effective Power Throttling; filed Oct. 14, 2002; Inventor: Alon Naveh.
U.S. Appl. No. 11/323,259; Title: Method and System for Optimizing Latency of Dynamic Memory Sizing; filed Dec. 30, 2005; Inventor: Sanjeev Jahagirdar.
Invitation to Pay Additional Fees and Annex (partial International Search) from PCT/US2005/028699, mailed Mar. 2, 2006, 10 pages.
Advanced Configuration and Power Interface Specification,Compaq Computer Corporation; Intel Corporation; Microsoft Corporation; Phoenix Technologies Ltd.; Toshiba Corporation; Revision 2.0b, Chapter 8, pp. 219-232, Oct. 11, 2002.
PCT International Preliminary Report on Patentability, Int'l Appl No. PCT/US2006/048296, Mailed Jul. 1, 2008.
Written Opinion of the International Searching Authority, int'l appl. No. PCT/US2006/048296, mailed Jun. 6, 2007.
U.S. Appl. No. 10/931,565 Office Action mailed May 24, 2007.
U.S. Appl. No. 10/931,565, Notice of Allowance, mailed Nov. 30, 2007.
U.S. Appl. No. 10/899,674, Office Action, mailed Mar. 19, 2007.
U.S. Appl. No. 10/899,674, Office Action, mailed Oct. 4, 2007.
U.S. Appl. No. 10/934,034, Office Action, mailed Dec. 28, 2006.
U.S. Appl. No. 10/934,034, Office Action, mailed Jul. 13, 2007.
U.S. Appl. No. 10/934,034, Notice of Allowance, mailed Jul. 1, 2008.
U.S. Appl. No. 11/024,538, Office Action mailed Apr. 5, 2007.
U.S. Appl. No. 11/024,538 Office Action mailed Apr. 17, 2008.
U.S. Appl. No. 11/024,538 Office Action, mailed Dec. 16, 2008.
U.S. Appl. No. 11/323,259, Office Action, mailed Mar. 11, 2009.
Conrad John B.
Fischer Stephen A.
Jahagirdar Sanjeev
Milstrey Robert
Navch Alon
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Lee Thomas
Stoynov Stefan
LandOfFree
Method and apparatus for a zero voltage processor sleep state does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for a zero voltage processor sleep state, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a zero voltage processor sleep state will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4155386