Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Reexamination Certificate
2004-06-04
2010-02-09
Du, Thuan N (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Multiple or variable intervals or frequencies
C380S028000
Reexamination Certificate
active
07661011
ABSTRACT:
The invention is a system for modifying the processing period in a digital logic module. The invention comprises the following. A processing circuit is configured to receive an input in order to create an output. A controller is coupled to the processing circuit and is configured to track L manipulations, wherein L is an integer. The controller is further configured to send a select signal to the processing circuit and to cause the processing circuit to manipulate the input over N clock cycles. N is an integer and N is less than or equal to L. N varies over the plurality of processing time periods. An output port is coupled to the processing circuit and is configured to convey the output.
REFERENCES:
patent: 5404402 (1995-04-01), Sprunk
patent: 5533123 (1996-07-01), Force et al.
patent: 6327661 (2001-12-01), Kocher et al.
patent: 6419159 (2002-07-01), Odinak
patent: 7360076 (2008-04-01), Anand et al.
patent: 2001/0038637 (2001-11-01), Reiner et al.
patent: 2002/0054594 (2002-05-01), Hoof et al.
patent: 2002/0124178 (2002-09-01), Kocher et al.
patent: 2002/0131596 (2002-09-01), Boeckeler
patent: 2003/0005321 (2003-01-01), Fujioka
patent: 2003/0043800 (2003-03-01), Sonksen et al.
patent: 2003/0084333 (2003-05-01), Archambeault et al.
patent: 2003/0084336 (2003-05-01), Anderson et al.
patent: 2003/0140301 (2003-07-01), Litwin et al.
Kaps, Jens-Peter et al., Fast DES Implementations for FPGAs and Its Application to a Universal Key-Search Machine, Lecture Notes in Computer Science, vol. 1556, 1999, pp. 234-247.
INPI (Institute National De La Propriete Industrial) Search Report Annix pp. 1 & 2, Apr. 20, 2006 for French application No. 0312485000 filed Oct. 24, 2003.
Corresponding PCT Application No. PCT/US04/34429 International Search Report, Aug. 11, 2006, pp. 1 & 2.
04795572.9, “European Application No. 04795572.9, Supplemental European Search Report Mailed Nov. 6, 2008”, 3 pages.
Kaps, J, et al., “Fast DES Implementations for FPGAs and Its Application to a Universal Key-Search Machine”,Lectures Notes in Computer Science, 1556, (1999), 234-247.
04795572.9, “European Application No. 04795572.9, Office Action Mailed Jul. 02, 2009”, 6 pages.
Atmel Corporation
Du Thuan N
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Method and apparatus for a variable processing period in an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for a variable processing period in an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a variable processing period in an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4194449