Method and apparatus for a relaxed bus protocol using heuristics

Details Method and apparatus for a relaxed bus protocol using heuristics Method and apparatus for a relaxed bus protocol using heuristics

1997-12-01

2000-08-22

Ray, Gopal C.

Electrical computers and digital data processing systems: input/

Intrasystem connection

Protocol

710130, 710 35, 714 48, G06F 1300

Patent

active

061087343

ABSTRACT:
In a relaxed bus protocol for transferring bursts of data from a slow device to another device, a predictor generates an advance signal. The advance signal is used to load next data into an output register of the slow device, the next data can then be transferred to the other device. A validator/corrector receiving a ready signal from the second device, the validator/corrector determines that the advance signal is correctly generated by the predictor. Heuristics and a higher level protocol adjust the size and frequency of the bursts of data to achieve optimal performance, and maintain correctness of transmitted data.

REFERENCES:
patent: 4115854 (1978-09-01), Capowski et al.
patent: 5263151 (1993-11-01), Ikeno
patent: 5701301 (1997-12-01), Weisser, Jr.

Affiliated with

Also associated with

Rating

Method and apparatus for a relaxed bus protocol using heuristics does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for a relaxed bus protocol using heuristics, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a relaxed bus protocol using heuristics will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-594613