Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-06-05
2007-06-05
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
10769331
ABSTRACT:
Programmable architecture for implementing a message processing system using an integrated circuit is described. In an example, first attributes are defined for a plurality of threads within the integrated circuit. Second attributes are defined for a memory associated with the integrated circuit. Third attributes are defined for an interconnection topology associated with at least one of the memory and the plurality of threads. Fourth attributes are defined for an interface to at least one of the memory and the plurality of threads.
REFERENCES:
patent: 5867180 (1999-02-01), Katayama et al.
patent: 6078736 (2000-06-01), Guccione
patent: 6182183 (2001-01-01), Wingard et al.
patent: 6230307 (2001-05-01), Davis et al.
patent: 6324629 (2001-11-01), Kulkarni et al.
patent: 6405160 (2002-06-01), Djaja et al.
patent: 6581187 (2003-06-01), Gupta et al.
patent: 6647431 (2003-11-01), Utas
patent: 6671869 (2003-12-01), Davidson et al.
patent: 6794896 (2004-09-01), Brebner
patent: 6891397 (2005-05-01), Brebner
patent: 6918103 (2005-07-01), Brawn et al.
patent: 2003/0033374 (2003-02-01), Horn et al.
patent: 2003/0126195 (2003-07-01), Reynolds et al.
patent: 2003/0182083 (2003-09-01), Schwenke et al.
patent: 2004/0006584 (2004-01-01), Vandeweerd
patent: 2004/0128120 (2004-07-01), Coburn et al.
patent: 2005/0034090 (2005-02-01), Sato et al.
patent: 2005/0114593 (2005-05-01), Cassell et al.
patent: 2005/0172085 (2005-08-01), Klingman
patent: 2005/0172087 (2005-08-01), Klingman
patent: 2005/0172088 (2005-08-01), Klingman
patent: 2005/0172089 (2005-08-01), Klingman
patent: 2005/0172090 (2005-08-01), Klingman
patent: 2005/0172289 (2005-08-01), Klingman
patent: 2005/0172290 (2005-08-01), Klingman
patent: 2005/0177671 (2005-08-01), Klingman
patent: 2005/0210178 (2005-09-01), K lingman
patent: 2005/0223384 (2005-10-01), Klingman
patent: 2005/0262286 (2005-11-01), K lingman
U.S. Appl. No. 10/769,330, filed Jan. 30, 2004, James-Roxby et al.
U.S. Appl. No. 10/769,591, filed Jan. 30, 2004, Kulkarni et al.
U.S. Appl. No. 10/769,592, filed Jan. 30, 2004, Brebner et al.
U.S. Appl. No. 10/402,659, filed Mar. 28, 2003, James-Roxby.
U.S. Appl. No. 10/420,652. filed Apr. 21, 2003, Brebner
U.S. Appl. No. 10/421,013, filed Apr. 21, 2003, Brebner.
Gordon Brebner, “Multithreading for Logic-Centric Systems”; 12th International Conference on Field Programmable Logic and Applications; Montepellier, France; Sep. 2-4, 2002; Springer LNCS 2438; pp. 5-14.
Gordon Brebner, “Single-chip Gigabit Mixed-version IP Router on Virtex-II Pro”; Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'02); Apr. 2002; IEEE Computer Science Press; pp. 35-44.
Brebner Gordon J.
James-Roxby Philip B.
Keller Eric R.
Kulkarni Chidamber R.
Brush Robert
Do Thuan
Xilinx , Inc.
LandOfFree
Method and apparatus for a programmable interface of a soft... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for a programmable interface of a soft..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a programmable interface of a soft... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3811633