Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2005-09-30
2008-03-25
Geyer, Scott B. (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S099000, C438S596000, C438S610000, C257SE21011
Reexamination Certificate
active
07348266
ABSTRACT:
An iPVD system is programmed to deposit uniform material, such as a metallic material, into high aspect ratio nano-sized features on semiconductor substrates using a process that enhances the feature filling compared to the field deposition, while maximizing the size of the grain features in the deposited material opening at the top of the feature during the process. Plural sequential dry filling plasma processes are used with backside gas pressure varied to control substrate temperature.
REFERENCES:
patent: 5946183 (1999-08-01), Yamada et al.
patent: 6080287 (2000-06-01), Drewery et al.
patent: 6134096 (2000-10-01), Yamada et al.
patent: 6197165 (2001-03-01), Drewery et al.
patent: 6287435 (2001-09-01), Drewery et al.
patent: 6746915 (2004-06-01), Wu
patent: 6755945 (2004-06-01), Yasar et al.
patent: 7214603 (2007-05-01), Dellaguardia et al.
patent: 7256147 (2007-08-01), Yamada et al.
patent: 2002/0001931 (2002-01-01), Kim et al.
patent: 2004/0188239 (2004-09-01), Robison et al.
Geyer Scott B.
Nikmanesh Seahvosh
Tokyo Electron Limited
LandOfFree
Method and apparatus for a metallic dry-filling process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for a metallic dry-filling process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a metallic dry-filling process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3971825