Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2005-09-27
2005-09-27
Myers, Paul R. (Department: 2112)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S105000, C710S306000, C710S313000, C710S314000, C710S315000
Reexamination Certificate
active
06950897
ABSTRACT:
A technique is disclosed for facilitating data processing in a computer system. The technique utilizes logic to implement a dual mode design for PCI/PCI-X computer systems that enables optimal efficiency in regardless of which mode the system is operating in. The technique involves the implementation of two sets of transmitting and receiving elements, one tuned to PCI protocol timing and the other to PCI-X protocol. Therefore, allowing the system to process both PCI and PCI-X transactions without adversely affecting the other functional mode. The technique also enables an operator to adjust the clock timing separately for each protocol without having a detrimental affect on the other operating protocol.
REFERENCES:
patent: 5793989 (1998-08-01), Moss et al.
patent: 5892964 (1999-04-01), Horan et al.
patent: 6167476 (2000-12-01), Olarig et al.
patent: 6175889 (2001-01-01), Olarig
patent: 6449677 (2002-09-01), Olarig et al.
patent: 6581129 (2003-06-01), Buckland et al.
patent: 878764 (1998-11-01), None
patent: 11073386 (1999-03-01), None
patent: 2000357154 (2000-12-01), None
patent: 2001005774 (2001-01-01), None
patent: WO 01/93052 (2001-12-01), None
PCI Special Interest Group, “PCI-X Addendum to the PCI Local Bus Specification”, Jul. 24, 2000, Revision 1.0a, p. 113 and 208 of 240.
Intel Corporation, “Accelerated Graphics Port Interface Specification”, May 4, 1998, Revision 2.0, p. 25 of 259.
IBM, “IBM introduces the industry's first standard PCI-X Bridge for increased I/O performance”, Nov. 7, 2000, <http://www-306.ibm.com/chips
ews/2000/001107/1107_pcix.html>.
Prakash, Krishnamoorthy, “An Attempt to Completely Utilize the Bandwidth Capability of PCI-X□□133MHz Devices in a 66MHz PCI-X Local Bus.”, 2000, IEEE Computer Society.
Dastidar Jaideep
Hensley Ryan J.
Waldrop Timothy K.
Hewlett--Packard Development Company, L.P.
Myers Paul R.
Stiglic Ryan
LandOfFree
Method and apparatus for a dual mode PCI/PCI-X device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for a dual mode PCI/PCI-X device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a dual mode PCI/PCI-X device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3447406