Method and apparatus for a double width load using a single...

Details Method and apparatus for a double width load using a single... Method and apparatus for a double width load using a single...

2011-02-01

2011-02-01

Lane, Jack A (Department: 2185)

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

C711S168000, C711S169000, C711S214000, C711S215000, C712S022000, C712S208000, C712S210000, C712S225000

Reexamination Certificate

active

07882325

ABSTRACT:
A single micro-instruction to perform either an N-bit or a 2N-bit load is provided. A microprocessor having an N-bit load port performs either an N-bit load or a 2N-bit load in a single cycle with the same micro-instruction being used for both the N-bit and the 2N-bit load.

REFERENCES:
patent: 5852726 (1998-12-01), Lin et al.
patent: 5857096 (1999-01-01), Bistry et al.
patent: 5940859 (1999-08-01), Bistry et al.
patent: 5956753 (1999-09-01), Glew et al.
patent: 6463522 (2002-10-01), Akkary
patent: 6546462 (2003-04-01), Palanca et al.
patent: 6944745 (2005-09-01), Parthasarathy
patent: 7047397 (2006-05-01), Segelken
patent: 7062636 (2006-06-01), Baxter et al.
patent: 2002/0144061 (2002-10-01), Faanes et al.
patent: 2003/0225998 (2003-12-01), Khan et al.
patent: 2004/0205305 (2004-10-01), Lee et al.
patent: 2004/0230772 (2004-11-01), Busaba et al.
patent: 2004/0230773 (2004-11-01), Busaba et al.
patent: 2005/0027964 (2005-02-01), Sperber et al.
patent: 2006/0010255 (2006-01-01), Van Berkel et al.
patent: 2006/0206693 (2006-09-01), Segelken
patent: 2006/0212685 (2006-09-01), Raghavan et al.
patent: 2006/0218377 (2006-09-01), Boggs et al.
patent: 2006/0218380 (2006-09-01), Boggs et al.
patent: 2006/0218381 (2006-09-01), Fogg et al.
patent: 2006/0265576 (2006-11-01), Davis et al.
patent: 2006/0271766 (2006-11-01), Vasekin et al.
patent: 2007/0079179 (2007-04-01), Jourdan et al.
patent: 2007/0101106 (2007-05-01), Senter et al.
patent: 2007/0106880 (2007-05-01), Wang et al.
patent: 2007/0180006 (2007-08-01), Gyoten et al.
patent: 651321 (1995-05-01), None
patent: 679991 (1995-11-01), None
patent: 2006350907 (2006-12-01), None
SIMD definition; Sci-Tech Dictionary; Sep. 16, 2007.
Exploiting Superword Level Parallelism with Multimedia Instruction Sets; Larsen et al.; ACM SIGPLAN Notices; vol. 35, No. 5; May 2000.
IPCOM000001283D, Statutory Invention Registration; Hinton et al.; Feb. 1, 1994 (published on IP.com Mar. 30, 2006).
Microprocessor Types and Specifications, chapter from Upgrading and Repairing PCs, 17th Edition; Scott Mueller; Jul. 21, 2006.
Efficient Utilization of SIMD Instructions; Franchetti et al.; Proceedings of the IEEE, vol. 90, No. 2; Feb. 2005.
Compiling for SIMD Within a Register; Fisher et al.; 11th Annual Workshop on Languages and Compilers for Parallel Computing (LCPC98); 1998.
Computer Architecture: A Quantitative Approach; Hennessy et al.; p. 128; published 2003.

Affiliated with

Also associated with

Rating

Method and apparatus for a double width load using a single... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for a double width load using a single..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for a double width load using a single... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2648603