Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1996-06-07
1999-02-09
Chin, Stephen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
327162, 331 25, 375376, 375373, H03D 324
Patent
active
RE0360902
ABSTRACT:
A device synchronizes an internal signal with respect to a reference signal, each signal comprising pulses normally occurring at a rated frequency. The device uses a phase comparator to analyze the phase of the internal signal and the reference signal and produce one logic state if the phase of the internal signal is in advance of the phase of the reference signal and a second logic state otherwise. A programmable frequency divider divides an internal clock signal by a first number if the phase comparator signal produces the first logic state or by a second number if the phase comparator produces the second logic state. A multiplexer provides the programmable divider with either the first number or the second number depending on the logic state produced the phase comparator. The device also includes a storage element for sequentially storing a predetermined number of the latest logic states of the phase comparator. The device also includes circuitry for decrementing the first number when the latest stored logic states of the phase comparator have a single occurrence of the first logic state and for incrementing the second number when the latest stored logic states of the phase comparator have a single occurrence of the second state.
REFERENCES:
patent: 3646452 (1972-02-01), Horowitz et al.
patent: 4280099 (1981-07-01), Rattlingourd
patent: 4400817 (1983-08-01), Summer
patent: 4569065 (1986-02-01), Cukier
patent: 4715050 (1987-12-01), Tanaka et al.
patent: 4748644 (1988-05-01), Silver et al.
patent: 4820993 (1989-04-01), Cohen et al.
patent: 4841167 (1989-06-01), Saegusa
patent: 4870684 (1989-09-01), Arai et al.
patent: 4890305 (1989-12-01), Devries
patent: 5077529 (1991-12-01), Ghoshal et al.
Snyder, John, "Digital Phase-Locked Loop Finds Clock Signal in Bit Stream," Electronics, vol. 52, No. 18, Aug. 30, 1979, pp. 126-130.
Gunonai, Xu, and Mori, Sinsaku, "Phase-Locked Loop with a Binary Quantized Phase and Frequency Comparator," Electronics and Communications in Japan 73 (1990) Aug., No. 8, Part I, New York, US, pp. 49, 51, 53, and 55.
Carlson David V.
Chin Stephen
Gluck Jeffrey W.
Santarelli Bryan A.
SGS-Thomson Microelectronics S.A.
LandOfFree
Method and a device for synchronizing a signal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and a device for synchronizing a signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and a device for synchronizing a signal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1942266