Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2006-10-24
2006-10-24
Le, Dung A. (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S344000, C257S335000, C257S336000, C257S288000, C257S408000, C257S409000, C257SE29017, C257SE29121
Reexamination Certificate
active
07126193
ABSTRACT:
An MOS device is formed including a semiconductor layer of a first conductivity type, a first source/drain region of a second conductivity type formed in the semiconductor layer, and a second source/drain region of the second conductivity type formed in the semiconductor layer and spaced apart from the first source/drain region. A gate is formed proximate an upper surface of the semiconductor layer and at least partially between the first and second source/drain regions. The MOS device further includes at least one contact, the at least one contact including a silicide layer formed on and in electrical connection with at least a portion of the first source/drain region, the silicide layer extending laterally away from the gate. The contact further includes at least one insulating layer formed directly on the silicide layer.
REFERENCES:
patent: 4455565 (1984-06-01), Goodman et al.
patent: 5155563 (1992-10-01), Davies et al.
patent: 5252848 (1993-10-01), Adler et al.
patent: 5841166 (1998-11-01), D'Anna et al.
patent: 5869875 (1999-02-01), Hebert
patent: 5907173 (1999-05-01), Kwon et al.
patent: 5912490 (1999-06-01), Hebert et al.
patent: 5949104 (1999-09-01), D'Anna et al.
patent: 6001710 (1999-12-01), Francois et al.
patent: 6215152 (2001-04-01), Hebert
patent: 6372557 (2002-04-01), Leong
patent: 6521923 (2003-02-01), D'Anna et al.
patent: 6831332 (2004-12-01), D'Anna et al.
patent: 6838731 (2005-01-01), D'Anna et al.
patent: 2003/0218209 (2003-11-01), D'Anna et al.
patent: 2005/0017298 (2005-01-01), Xie et al.
C.S. Kim et al., “Trenched Sinker LDMOSFET (TS-LDMOS) Structure for High Power Amplifier Application above 2 GHz”, International Electron Devices Meeting Proceedings, 2001, pp. 40.2.1-40.2.4.
Wolf, Stanley, PhD. Multilevel-Interconnect Technology for VLSI and ULSI; Silicon Processing for the VSI ERA—vol. II: Process Integration; 1990; pp. 278-283; Lattice Press, Sunset Beach, CA.
Baiocchi Frank A.
Jones Bailey R.
Shibib Muhammed Ayman
Xu Shuming
Ciclon Semiconductor Device Corp.
Duane Morris LLP
Le Dung A.
LandOfFree
Metal-oxide-semiconductor device with enhanced source electrode does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Metal-oxide-semiconductor device with enhanced source electrode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metal-oxide-semiconductor device with enhanced source electrode will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3708854