Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With specified crystal plane or axis
Reexamination Certificate
2007-02-27
2007-02-27
Andújar, Leonardo (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Physical configuration of semiconductor
With specified crystal plane or axis
C257S687000
Reexamination Certificate
active
10813223
ABSTRACT:
During the formation of a metallization layer of a semiconductor device, a cap layer is formed above a metal line and subsequently an implantation process is performed so as to modify the metal in the vicinity of the interface between the cap layer and the metal line. Consequently, an improved behavior in view of electromigration of the metal line may be obtained, thereby increasing device reliability.
REFERENCES:
patent: 6023100 (2000-02-01), Tao et al.
patent: WO 01/08213 (2001-02-01), None
patent: WO 01/97283 (2001-12-01), None
Engelmann Hans-Juergen
Huebler Peter
Zschech Ehrenfried
Advanced Micro Devices , Inc.
Andújar Leonardo
Williams Morgan & Amerson P.C.
LandOfFree
Metal line having an increased resistance to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Metal line having an increased resistance to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metal line having an increased resistance to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3875655