Metal junction method of manufacture for semiconductor devices

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437194, 437195, 1566281, H01L 2128

Patent

active

055630995

ABSTRACT:
Via reliability failure in ULSI devices having aluminum leads is significantly reduced by forming a thin layer of metal, such as Ti, between the aluminum conductor and its antireflection coating. Heating the metal causes it to react with the aluminum and form an intermetallic coating. Via hole formation is achieved by etching. During via formation, if the etch etchs through the antireflection coating, it should stop in the intermetallic layer as opposed to etching into the underlying aluminum conductor. The thin layer of metal may be heated to form the intermetallic during planarization when curing spin on glass, or, a separate anneal may be used with planarization such as by chemical mechanical polish.

REFERENCES:
patent: 4461672 (1984-07-01), Musser
patent: 4673592 (1987-06-01), Porter et al.
patent: 4795722 (1989-01-01), Welch et al.
patent: 4966865 (1990-10-01), Welch et al.
patent: 4996133 (1991-02-01), Brighton et al.
patent: 5069748 (1991-12-01), Przybysz
patent: 5071714 (1991-12-01), Rodbell et al.
patent: 5087591 (1992-02-01), Teng
patent: 5141897 (1992-08-01), Manocho et al.
patent: 5171642 (1992-12-01), DeHaven et al.
patent: 5202579 (1993-04-01), Fujii et al.
patent: 5212352 (1993-05-01), Brighton et al.
patent: 5225040 (1993-07-01), Rohner
patent: 5247204 (1993-09-01), Yokoyama et al.
patent: 5312775 (1994-05-01), Fujii et al.
patent: 5313101 (1994-05-01), Harada et al.
patent: 5345108 (1994-09-01), Kikkawa
J. J. Estabil, H. S. Rathore and E. N. LeVine, Gen'l. Techn. Div., IBM Corp., Hopewell Junction, N.Y. 12533; Electromigration Improvements with Titanium Underlay and Overlay in Al(Cu)Metallurgy; IEEE-1991/VMIC Conference, Jun. 11-12, 1991; pp. 242-248.
Wolf, "Silicon Processing for the VLSI Era", vol.2; p. 279, Lattice Press, 1990.
B. W. Shen, t. Bonifield, R. Blumenthal, R. Brothers and H. L. Tsai; A Highly Reliable aluminum Metallization for Micron and Submicron VLSI Applicatiion; IEEE-1986, V-MIC Conf., Jun. 9-10, 1986; pp. 191-197.
K/P/Rodbell, D. B. Knorr and D. P. Tracy, IBM Resrch. Div., Yorktown Heights, N.Y. 10598; Texture Effects on the electromigration Behavior; Mat. Res. Soc. Symp. Proc. vol. 265, 1992; pp. 107-112.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Metal junction method of manufacture for semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Metal junction method of manufacture for semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metal junction method of manufacture for semiconductor devices will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-56873

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.