Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-01-30
2007-01-30
Sarkar, Asok Kumar (Department: 2891)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S638000, C257SE21586
Reexamination Certificate
active
10913759
ABSTRACT:
A metal filled damascene structure with improved electromigration resistance and method for forming the same, the method including providing a semiconductor process wafer comprising damascene openings; and, depositing metal and at least one metal dopant according to an ECD process to from a metal filled damascene comprising a doped metal alloy portion.
REFERENCES:
patent: 5158653 (1992-10-01), Lashmore et al.
patent: 6022808 (2000-02-01), Nogami et al.
patent: 6130156 (2000-10-01), Havemann et al.
patent: 6525425 (2003-02-01), Woo et al.
patent: 6664185 (2003-12-01), Wang et al.
patent: 6731006 (2004-05-01), Halliyal et al.
patent: 6800554 (2004-10-01), Marieb et al.
patent: 6841458 (2005-01-01), Dubin et al.
patent: WO 02/045142 (2003-02-01), None
Chang Chung Liang
Sue Winston
Tsai Ming Hsing
Sarkar Asok Kumar
Taiwan Semiconductor Manufacturing Co. Ltd.
Tung & Associates
LandOfFree
Metal interconnect features with a doping gradient does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Metal interconnect features with a doping gradient, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metal interconnect features with a doping gradient will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3780261