Metal adhesion layer in an integrated circuit package

Details Metal adhesion layer in an integrated circuit package Metal adhesion layer in an integrated circuit package

2002-05-17

2003-12-09

Clark, Jasmine (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

Insulating material

C257S678000, C257S783000, C257S710000

Reexamination Certificate

active

06661090

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to integrated circuits, and more particularly to integrated circuit packaging.
2. Description of the Background Art
As is well known, an integrated circuit may be packaged to protect the integrated circuit from mechanical damage and contamination. A packaging process may involve encapsulation of an integrated circuit, deposition of a passivation layer on the integrated circuit, and/or sealing portions of the integrated circuit. For example, an optically transparent lid (e.g., glass) may be formed over a portion of an integrated circuit that is responsive to optical energy, such as light. Such optically transparent lids are employed in UV-erasable EPROM's and imaging devices such as grating light valves, for example. Opaque lids, such as ceramic lids, may also be employed in other applications.
Because a packaging process may involve high temperature heating and flowing of materials, an integrated circuit may be damaged during packaging. For example, a crack may form in the substrate or passivation layer of an integrated circuit after flowing solder on a metal adhesion layer overlying the substrate. The crack may break the integrated circuit or render it unreliable. From the foregoing, a packaging technique that minimizes damage to integrated circuits is highly desirable.
SUMMARY
In one embodiment, an integrated circuit packaging structure includes a first metal adhesion layer formed under a lid and a second metal adhesion layer formed over a substrate. The lid includes a free surface that may move a small amount without cracking. The second metal adhesion layer is configured such that its outer end does not extend past the free surface of the lid to minimize crack formation.
These and other features of the present invention will be readily apparent to persons of ordinary skill in the art upon reading the entirety of this disclosure, which includes the accompanying drawings and claims.


REFERENCES:
patent: 4356047 (1982-10-01), Gordon et al.
patent: 5414300 (1995-05-01), Tozawa et al.
patent: 6077726 (2000-06-01), Mistry et al.
patent: 6173489 (2001-01-01), McMahon et al.
patent: 6303986 (2001-10-01), Shook
patent: 6313521 (2001-11-01), Baba

Affiliated with

Also associated with

Rating

Metal adhesion layer in an integrated circuit package does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Metal adhesion layer in an integrated circuit package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metal adhesion layer in an integrated circuit package will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3158069